-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueEngineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
Alternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
Technology Roadmaps
In this issue of PCB007 Magazine, we discuss technology roadmaps and what they mean for our businesses, providing context to the all-important question: What is my company’s technology roadmap?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
One Partial HDI Technique: mSAP
November 5, 2024 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 2 minutes
Partial HDI has shown itself to be very useful, allowing designers to escape route tight-pitch BGAs without moving to full HDI and the required sequential lamination. It’s almost the best of both worlds.
Chris Hunrath, vice president of technology at Insulectro, believes that mSAP just might be the trick for designers considering partial HDI. As Chris explains, the materials and equipment required for the mSAP process are easily available, and the process is well established. This could be a great option for designers working with BGAs that have a pitch of 0.5 mm or less.
Andy Shaughnessy: Chris, why would somebody choose to move to partial HDI? When does that process make sense, and when is mSAP the answer?
Chris Hunrath: It’s all about BGA pitch, microvia location, and circuit routing. I've not heard anyone call it partial HDI, but I like that expression because that explains it just right: the rest of that layer or the board might be more, let's say, conventional. But you neck down the traces to be able to do your fan-out. One of the things I've learned in the past couple of years from designers is that it's okay to make the trace narrower—you won’t degrade the signal integrity as long as that neck-down area is a short length. You can get your routing and still have some registration budget where you won't risk having defects like shorts and whatnot.
First, there’s a lot of what we call “head trash” about exactly what mSAP is. It's also really important to remember that pattern plating, which is done in North American PCB shops every day, is a semi-additive process. We're just taking it to the next level with mSAP. A lot of things are converging right now. You have the finer-pitched BGA packages that are being developed for multiple markets. That's another thing. It's one thing to have lots of room, but if the component is made for multiple markets, you're stuck with that pitch. You just can't go to a bigger pitch.
Another point is that exposure units keep getting better and more capable. If your board shop has a direct imaging machine, you likely already have that 25-micron capability. Some of the materials have come together as well, and we supply those materials.
To read this entire conversation, which appeared in the October 2024 issue of Design007 Magazine, click here.
Suggested Items
UHDI Fundamentals: UHDI Bleeding-edge Manufacturing Applications, Part 1
11/14/2024 | Anaya Vardya, American Standard CircuitsLast month, I talked about ultra high definition interconnect (UHDI) in relation to entertainment applications. This month, I will explain bleeding-edge UHDI applications in manufacturing, which are revolutionizing the industry by enabling ultra-precise visual data transmission, high-speed communication between devices, and real-time monitoring. These UHDI technologies help manufacturers achieve higher efficiency, better quality control, and greater automation. Following are some leading-edge manufacturing applications of UHDI in manufacturing.
Partial HDI: A Delicate Balance
10/30/2024 | I-Connect007 Editorial TeamPartial HDI can be the perfect solution for designers faced with escape routing from tight-pitch BGAs. But there are a variety of material, signal integrity, and DFM trade-offs to understand before you get fully into partial HDI. We asked Stephen Chavez to explain the fundamentals, as well as the details, of this promising process. Are you using partial HDI?
Flexible Thinking: Musings on High Density Interconnections
10/30/2024 | Joe Fjelstad -- Column: Flexible ThinkingPeople have been using high density interconnection (HDI) technology since the early 1980s, although it was not called HDI until the late 1990s. In the 1970s, ’80s, and early ’90s, engineers used HDI methods to develop hybrid circuits, which were later referred to as multichip modules (MCMs). These were arguably the first instantiation of heterogeneous interconnection technology, which has been the industry buzzword for almost a decade. These devices are a way of integrating multiple chips—both integrated circuits and discrete devices (resistors, capacitors, and inductors)—into a single package, typically using ceramic substrates with layers of insulation and metallic inks (often gold) and firing them at high temperatures.
Real Time with... SMTAI 2024: Summit Interconnect Doing Its Part to Rebuild Industry Expertise
10/29/2024 | Real Time with...SMTAIIn this interview from the recent SMTAI show, Nolan Johnson speaks with Jesse Vaughan from Summit Interconnect. Jesse hits the highlights for some of Summit's programs to promote skilled workers in our industry—programs such as apprenticeships, Emerging Engineers, and more.
Designers Notebook: Implementing HDI and UHDI Circuit Board Technology
10/23/2024 | Vern Solberg -- Column: Designer's NotebookTo accommodate new generations of high I/O semiconductor packaging, circuit board technology has undergone significant changes in both the fabrication process method and the criteria for base material selection. The reason behind these changes is the new high-function semiconductor package families that require more terminals than their predecessors and a significantly narrower terminal pitch.