HPC Customer Engages Sondrel for High End Chip Design
November 25, 2024 | SondrelEstimated reading time: 1 minute
Sondrel, a leading provider of ultra-complex custom chips, has announced that it has started front end, RTL design and verification work on a high-performance computing (HPC) chip project for a major new customer.
Ollie Jones, Sondrel’s CEO, said, “HPC designs are a key area for Sondrel because they require large, ultra-complex custom chips on advanced nodes, which are our speciality. We have developed the skills, tools and advanced design methodologies to be able to create billion-transistor designs at leading nodes. For example, we have one customer for such designs that has contracted us for the past eight years to work on each generation of its advanced node chips.”
He explained that HPC designs require multicore processors running at maximum clock frequencies and utilising the very latest, coherent Network on Chip (NoC) technology, advanced memory and high bandwidth IO interfaces, so that the chip can deliver the highest possible performance. The coherent NoC enables data to move between processors, memory and IO whilst enabling processors to reliably share and maintain data that they have available in their caches. As a result, the need to access off-chip memory may be significantly reduced, which can introduce latencies that hinder performance.
“HPC is in huge demand for next generation applications that demand tremendous computing power such as AI, scientific modelling, data centres and internet infrastructures,” concluded Jones. “In every case, the key is understanding how to move data around in the optimal way to maximise performance and that is an area where we have world-class expertise and in-house technologies such as our Advanced Modelling Process. This is part of our suite of in-house tools and flows, which have been perfected over many years, and enables us to analyse exactly what is going on inside a chip design to ensure that the data flow is balanced properly and that the processors are not stalled waiting for data. It runs through every stage of the chip design to ‘prove’ that the design meets its specification and performance requirements, which is why we are the partner of choice for these projects as customers can see at every phase that it is on specification and on track.”
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Compal Showcases Comprehensive Data Center Solutions at 2025 OCP Global Summit
10/16/2025 | Compal Electronics Inc.Global data centers are facing new challenges driven by AI – greater compute demand, larger working sets, and more stringent energy efficiency requirements. At this year’s OCP Global Summit, Compal Electronics presented a comprehensive vision for the data center of the future, delivering end-to-end solutions that cover compute, memory, and cooling.
Nvidia, Microsoft, and BlackRock Lead $40 Billion Deal to Acquire Aligned Data Centers
10/16/2025 | I-Connect007 Editorial TeamA consortium including Nvidia, Microsoft, BlackRock, and Elon Musk’s xAI has agreed to buy Aligned Data Centers in a deal valued at about $40 billion, marking one of the largest-ever data infrastructure acquisitions as tech giants race to expand capacity for artificial intelligence, the Associated Press reported on Oct. 14
TI’s New Power-management Solutions Enable Scalable AI Infrastructures
10/14/2025 | Texas InstrumentsTexas Instruments (TI) debuted new design resources and power-management chips to help companies meet growing artificial intelligence (AI) computing demands and scale power-management architectures from 12V to 48V to 800 VDC.
Yamaha Boosts Surface-Mount Programming Efficiency with Latest Software Release
10/14/2025 | Yamaha Robotics SMT SectionYamaha Robotics SMT Section has introduced enhanced software tools to accelerate new product introduction (NPI) using YSUP-PG, the program generator for the company’s surface-mounters and inspection systems.
Western Digital Opens Expanded System Integration Test Lab to Accelerate Innovation in the AI and Cloud Era
10/14/2025 | BUSINESS WIREWestern Digital, the backbone of the AI-driven data economy, announced the opening of its expanded System Integration and Test (SIT) Lab, a state-of-the-art 25,600 square foot facility designed to accelerate customer success and unlock faster time to value.