Case Study: PCB Design Flaws Affect Product Cost
December 3, 2024 | Matt Stevenson, ASC SunstoneEstimated reading time: 1 minute

In the rapidly evolving aerospace industry, precision and reliability are paramount. “AeroTech Solutions” (not the company’s real name), an aerospace company specializing in satellite technology, recently faced a significant challenge that tested its operational integrity: A flaw identified in the PCB design of its latest satellite model led to unexpected delays and cost overruns. This article explores the issues the company encountered, its collaboration with its PCB manufacturer to resolve these challenges, and the steps taken to ensure project success moving forward. The real cost to manufacture can be greatly affected at the PCB design level.
AeroTech Solutions has built a reputation for innovation and excellence in the aerospace technology market. With numerous successful satellite projects under its belt, the company was poised to launch its newest satellite designed for advanced communications and earth monitoring. However, during the final stages of production, the engineering team detected a flaw in the PCB design which was causing functional failures and putting the satellite’s operational functionality at risk.
The Issue: PCB Design Flaw
The PCB design flaw was identified during the final test stage of the prototype PCBA. Engineers kept finding assemblies that showed the flaw at various levels throughout the testing phases, and finally identified the root cause during final test. They discovered that the designer had overlooked critical routing on a very sensitive portion of the design. That created issues with the clean transfer of the signal and created isolated overheating. This led to delamination and jeopardized the satellite’s mission objectives.
To read the entire case study, which originally published in the November 2024 PCB007 Magazine, click here.
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Cadence Giving Foundation Announces Multi-Year Commitment to Expand the AI Hub at San José State University
10/13/2025 | Cadence Design Systems, Inc.The Cadence Giving Foundation today announced a multi-year commitment to expand the AI Hub at San José State University (SJSU) to equip students with the skills, hands-on training and experience needed to excel in careers in artificial intelligence (AI).
NEDME Returns October 22 — The Northwest’s Premier Design & Manufacturing Expo
10/13/2025 | NEDMEThe Northwest Electronics Design & Manufacturing Expo (NEDME) returns on Wednesday, October 22, 2025, at Wingspan Event & Conference Center, Hillsboro. The event brings together engineers, product designers, manufacturers, educators, and community partners for a full day of industry connection, learning, and networking.
Sumitomo Riko Boosts Automotive Design Efficiency 10x with Ansys AI Simulation Technology
10/13/2025 | SynopsysSumitomo Riko is implementing Ansys, part of Synopsys, Inc. AI technology to accelerate time-to-solution and improve efficiency during the design and manufacturing of automotive components.
Beyond the Board: Early Engagement Means Faster Prototyping for Defense Programs
10/14/2025 | Jesse Vaughan -- Column: Beyond the BoardIn the defense electronics sector, speed-to-market has shifted from being a commercial differentiator to a national security imperative. The ability to move from design concept to deployable system in months rather than years can provide the U.S. with important strategic advantages. Prototyping, once regarded as a costly and optional stage, has become the linchpin for accelerating program schedules while safeguarding performance, compliance, and mission reliability.
Si2 Names NVIDIA, Synopsys Technologists to Lead New LLM Benchmarking Coalition
10/10/2025 | BUSINESS WIREThe Silicon Integration Initiative today announced the chair and vice chair of the Si2 Large Language Model Benchmarking Coalition (LBC), a collaborative industry initiative and standards body advancing AI for silicon design and verification that will expedite the development of high-quality large language models for semiconductor design problems.