Effects of Advanced Packaging and Stackup Design
December 26, 2024 | I-Connect007 Editorial TeamEstimated reading time: 1 minute

Kris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup.
Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
Kris, tell us how advanced packaging can impact stackup design. What challenges do designers need to be aware of?
Kris Moyer: With advanced packaging you usually need to use HDI or UHDI technology. This usually means sequential lamination. With sequential lamination you need to select materials that can survive multiple lamination thermal cycles.
When we were discussing advanced packaging and stackup design recently, you said, “The rules we used to live by are no longer valid.” Expand on that a little bit.
As I mentioned, your selection of materials is now further restricted by the need for materials that survive multiple lamination cycles. Additionally, since we are adding layers one at a time and need plating on all layers, not just the outer layers, the copper design is now more difficult. Also, since we are adding layers one at a time, we can now have some select instances of unbalanced Z-axis and still meet bow and twist. Furthermore, many of the ultra-thin dielectric layers used in HDI/UHDI are just resin-coated copper without any reinforcement, so CTE/FA can be more of an issue.
To read this entire conversation, which appeared in the December 2024 issue of Design007 Magazine, click here.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.