Dan's Biz Bookshelf: 'Move Your Bus'
Driving Innovation: Direct Imaging vs. Conventional Exposure
It’s Only Common Sense: Selling to Today's Generation of Buyers
SMTA Announces Wafer-Level Packaging Symposium Program
January 8, 2025 | SMTAEstimated reading time: 1 minute
The SMTA is excited to announce the technical program for the 2025 Wafer-Level Packaging Symposium. The symposium will be held February 18-20, 2025 at The Hyatt Regency San Francisco Airport in San Francisco, California.
The technical program features a special keynote presentation. On Wednesday, February 19, 2025, Eric Breckenfeld, Nvidia, and Erik Hadland, Semiconductor Industry Association, will co-present, “The CHIPS and Science Act: Past, Present and Future of U.S. Microelectronics R&D.”
Technical sessions include over 20 expert speakers who delve into wafer-level packaging advances, assembly/integration process, novel interconnect & packaging process and materials, substrate/integration platform, test & metrology, fan-out wafer-level packaging, and more. The program features presentations from leading companies including adeia, Nvidia, NHanced Semiconductors, Semiconductor Industry Association, and universities such as Hanyang University, Yokohama National University, and more.
The symposium kicks off with two professional development courses on Tuesday, February 18, 2025. The first course, “Materials for Semiconductor Packaging,” will be instructed by Terry Alford, Arizona State University. Gamal Refai Ahmed, Ph.D., AMD, will instruct the second course, “Current & Future Challenges and Solutions in AI & HPC System & Thermal Management.” Access to these courses is included in standard registration.
Registration for this event is open. Click here to register. Discounted rates are available by registering on or before January 27, 2025. All presentations, professional development courses and events open to attendees are included in registration.
Share on:
Suggested Items
The Global Electronics Association Releases IPC-8911: First-Ever Conductive Yarn Standard for E-Textile Application
07/02/2025 | Global Electronics AssociationThe Global Electronics Association announces the release of IPC-8911, Requirements for Conductive Yarns for E-Textiles Applications. This first-of-its-kind global standard establishes a clear framework for classifying, designating, and qualifying conductive yarns—helping to address longstanding challenges in supply chain communication, product testing, and material selection within the growing e-textiles industry.
SMT007 Magazine July—What’s Your Competitive Sweet Spot?
07/01/2025 | I-Connect007 Editorial TeamAre you in a niche that’s growing or shrinking? Is it time to reassess and refocus? We spotlight companies thriving by redefining or reinforcing their niche—what are their insights? In the July 2025 issue of SMT007 Magazine, we spotlight companies thriving by redefining or reinforcing their niche and offer insights to help you evaluate your own.
TRI Unveils New Multi-Camera AOI, TR7500 SIII Ultra
06/27/2025 | TRITest Research, Inc. (TRI), the leading test and inspection systems provider for the electronics manufacturing industry, proudly introduces the new TR7500 SIII Ultra.
NVIDIA RTX PRO 6000 Shipments Expected to Rise Amid Market Uncertainties
06/24/2025 | TrendForceThe NVIDIA RTX PRO 6000 has recently generated significant buzz in the market, with expectations running high for strong shipment performance driven by solid demand.
Green Circuits Boosts Test Capacity with New Takaya APT-1600FD System
06/24/2025 | Green CircuitsGreen Circuits, a full-service Electronics Manufacturing Services (EMS) partner to leading OEMs, is pleased to announce the purchase of its fourth Takaya APT-1600FD Double-sided Flying Probe Test System.