SMTA Announces Wafer-Level Packaging Symposium Program
January 8, 2025 | SMTAEstimated reading time: 1 minute
The SMTA is excited to announce the technical program for the 2025 Wafer-Level Packaging Symposium. The symposium will be held February 18-20, 2025 at The Hyatt Regency San Francisco Airport in San Francisco, California.
The technical program features a special keynote presentation. On Wednesday, February 19, 2025, Eric Breckenfeld, Nvidia, and Erik Hadland, Semiconductor Industry Association, will co-present, “The CHIPS and Science Act: Past, Present and Future of U.S. Microelectronics R&D.”
Technical sessions include over 20 expert speakers who delve into wafer-level packaging advances, assembly/integration process, novel interconnect & packaging process and materials, substrate/integration platform, test & metrology, fan-out wafer-level packaging, and more. The program features presentations from leading companies including adeia, Nvidia, NHanced Semiconductors, Semiconductor Industry Association, and universities such as Hanyang University, Yokohama National University, and more.
The symposium kicks off with two professional development courses on Tuesday, February 18, 2025. The first course, “Materials for Semiconductor Packaging,” will be instructed by Terry Alford, Arizona State University. Gamal Refai Ahmed, Ph.D., AMD, will instruct the second course, “Current & Future Challenges and Solutions in AI & HPC System & Thermal Management.” Access to these courses is included in standard registration.
Registration for this event is open. Click here to register. Discounted rates are available by registering on or before January 27, 2025. All presentations, professional development courses and events open to attendees are included in registration.
Suggested Items
Celestica Announces Q1 2025 Financial Results
04/25/2025 | Globe NewswireCelestica Inc., a leader in design, manufacturing, hardware platform and supply chain solutions for the world's most innovative companies, announced financial results for the quarter ended March 31, 2025 (Q1 2025).
Element Solutions Inc Announces 2025 First Quarter Financial Results
04/25/2025 | BUSINESS WIREElement Solutions Inc., a global and diversified specialty chemicals company, announced its financial results for the three months ended March 31, 2025.
TRI at SMTA Wisconsin Expo 2025
04/24/2025 | TRITest Research, Inc. (TRI), the leading test and inspection systems provider for the electronics manufacturing industry, will join the SMTA Wisconsin Expo 2025.
Driving Sustainability in PCB Design
04/24/2025 | Marcy LaRont, I-Connect007Filbert (Fil) Arzola is an electrical engineer at Raytheon. He’s smart, entertaining, and passionate about PCB design. As it turns out, he’s also passionate about “Mother Earth,” as he calls her. Born and raised in Southern California, he freely admits that he turns the water off when he brushes his teeth and yells at his brother for throwing batteries in the garbage. But when looking at the issue of sustainability and PCB design, he urges his audiences to ponder what sustainability looks like. Can PCB designers, he asks, make any impact on sustainability at all?
Real Time with... IPC APEX EXPO: Silicon Geometry's Signal Integrity Impact on PCBs
04/24/2025 | Marcy LaRont, I-Connect007At IPC APEX EXPO 2025, Kris Moyer addressed the importance of understanding the impact of silicon geometry reduction on signal integrity and PCB performance. Kris says signal integrity considerations are necessary for so many designs today, regardless of clock frequency. He discusses valuable insights from attendees regarding embedded resistor technology and the effects of radiation on smaller silicon features in aerospace applications.