Learning to Speak ‘Fab’
April 23, 2025 | Ray Fugitt, DownStream TechnologiesEstimated reading time: 1 minute
Over the years, I’ve seen many PCB designers make DFM mistakes. At DownStream, I work with design and fabrication, and sometimes it feels as if the two segments are speaking completely different languages. But once designers learn to speak “fab,” many of these DFM challenges disappear.
I taught a class at PCB East 2024, “The 21 Most Common Design Errors Caught by Fabrication (and How to Prevent Them),” with my co-presenter Mike Tucker of Millennium Circuits. At PCB West 2024, we presented an updated class, “10 (More) Common Errors in PCB Design and How to Catch Them.” Is this an evergreen topic?
Design007 Editor Andy Shaughnessy and columnist Kelly Dack attended our PCB West class, which was packed with designers and design engineers, and many of them had questions. When Andy asked me to contribute an article on the most common miscommunication errors made by PCB designers, I said, “Sign me up.”
You Know the Drill
Let’s start with the drill chart shown in Figure 1. It seems like a normal drill chart at first. But take another look. What is a “finished drill size” anyway? Do they mean hole size? What’s the difference?
To read this entire article, which appeared in the March 2025 issue of Design007 Magazine, click here.
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
FlashPCB Names Matthew Belknap Production Manager as Operations Continue to Ramp
04/21/2026 | FlashPCBFlashPCB, a leading provider of quick-turn PCB assembly, has promoted Matthew Belknap to Production Manager, following his recent start with the company earlier this year.
FlashPCB Welcomes Adam Broeckert, EIT as Manufacturing Engineer
04/20/2026 | FlashPCBFlashPCB, a leading provider of quick-turn PCB assembly, is pleased to announce the addition of Adam Broeckert, EIT, as Manufacturing Engineer.
Single Pair Ethernet (SPE): A Valuable Option for Modern Designs
04/20/2026 | Marcy LaRont, I-Connect007When it comes to designing PCBs and full systems for increasingly complex electronics hardware, who doesn’t want to reduce complexity and cost? Single-Pair Ethernet (SPE) has emerged as a solution and is gaining rapid attention across industrial electronics and PCB design because it enables Ethernet communication over a single twisted pair, replacing the traditional two- or four-pair cabling used in standard Ethernet networks. This seemingly simple shift has significant implications for designers: smaller connectors, reduced cable weight, longer reach, and the ability to carry both data and power over a single pair.
DARPA Launches HARQ Program to Integrate Diverse Qubits for Scalable Quantum Computing
04/20/2026 | DARPADARPA has launched the Heterogeneous Architectures for Quantum (HARQ) program, an effort aimed at overcoming one of the most persistent barriers in quantum computing: how to move beyond single-technology systems to achieve and scale practical, high-impact applications.