Defense Speak Interpreted: If CHIPS Cuts Back, What Happens to Electronics Packaging Funds?
American Made Advocacy: Where’s the Budget for a Modern Military Run on Microelectronics?
Beyond the Board: Orbital High Ground—Why Space Superiority Is Slipping Away
Advanced Packaging-to-Board-Level Integration: Needs and Challenges
September 15, 2025 | Devan Iyer and Matt Kelly, Global Electronics AssociationEstimated reading time: 1 minute
A White Paper from Global Electronics Association Technology Solutions Group
Application Needs for Component-Level Packaging & System-Level Packaging
High-Performance Computing (HPC)
HPC data center markets now demand components with the highest processing and communication rates (low latencies and high bandwidth, often both simultaneously) and highest capacities with extreme requirements for advanced packaging solutions at both the component level and system level. Insatiable demands have been projected for heterogeneous compute, memory, storage, and data communications. Interconnect has become one of the most important pillars of compute for these systems.
If the taxonomy of interconnects within data centers are examined, the off-package interconnects include network interconnects (4-8 lanes) which are latency-tolerant, and load store interconnects (hundreds of lanes) which are latency sensitive. On-package die-to-die interconnects for load store (tens of thousands of lanes) are extremely latency-sensitive.
Load store interconnects should be thought of as a continuum and needs to scale from die to package to board level and finally to node level.
Continued advancements and application of artificial intelligence (AI) is critical to enhance the functionality and reliability of future components and systems. There are three important areas that need to be supported to enable AI server data centers: AI-based CPU/GPU components, HBM memory components, and AI server/storage systems.
To read this entire white paper, click here.
Devan Iyer is chief strategist advanced packaging for Global Electronics Association. He can be reached at DevanIyer@electronics.org.
Matt Kelly is chief technology officer for Global Electronics Association. He can be reached at MattKelly@electronics.org.
Share on:
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
New Podcast Episode Drop: Optimize the Interconnect and the Future of HDI
07/28/2025 | I-Connect007The Optimize the Interconnect podcast series continues with its second installment, featuring Chris Ryder, senior director of business development at MKS’ ESI. In this episode, Ryder shares compelling real-world examples that illustrate why Optimize the Interconnect is gaining traction across the industry.
UHDI Fundamentals: ‘UHDI’ Bleeding-edge Entertainment Applications, Part 1
10/10/2024 | Anaya Vardya, American Standard CircuitsAs soon as we cross below the 1-mil (0.001") line width threshold, we need to stop talking in terms of mils and ounces and begin talking in terms of microns. For reference, a 3-mil trace is 75 microns, so a 1-mil trace is 25 microns. In general terms, ultra high density interconnect refers to line and spaces on a printed circuit board that are sub-25 micron. In the context of this article, ultra high-definition interconnect (UHDI) refers to the technology and infrastructure used to transmit and connect ultra high-definition signals, typically 4K, 8K, or even higher resolutions, across devices like displays, cameras, servers, and processors.
Imec Demonstrates Compact 32-Channel Silicon-Based Wavelength Filter with Low Loss and High Tuning Efficiency
04/01/2024 | ImecIn a top-scored paper at the OFC Conference (San Diego), imec, a world-leading research and innovation hub in nanoelectronics and digital technologies, is presenting a major advancement in silicon-based wavelength-division multiplexing (WDM) capability.
Avicena will Showcase the World’s Smallest 1Tbps Optical Transceiver at the SuperComputing Conference 2023 in Denver, CO
11/14/2023 | AvicenaAvicena, a privately held company headquartered in Sunnyvale, CA, is demonstrating the world’s smallest 1Tbps optical transceiver as part its LightBundleTM multi-Tbps chip-to-chip interconnect technology at the SuperComputing Conference (SC23) in Denver, CO.
3D Electromagnetic Analysis
08/22/2023 | Yuriy Shlepnev, SimberianData rates in PCB interconnects are increasing in all signaling protocols (PCIe, DDR, GDDR, Ethernet, USB, SAS, InfiniBand, CEI, OIF, 5G). Most of those high-speed signaling standards have one-lane data rates over 6 Gbps (GT/s) and some up to 112 Gbps with signal spectrum in microwave and even millimeter wave bandwidths. Design of compliant interconnects at these data rates cannot simply rely on geometrical rules or rules of thumb. Signal distortion by reflections, dissipation and crosstalk can cause interconnect performance degradation or even failure. To avoid it, signal integrity compliance analysis and possible interconnect optimization is required.