Beyond the Board: Early Engagement Means Faster Prototyping for Defense Programs
Defense Speak Interpreted: The Autonomous Plane Battle—Skyborg Vs. Loyal Wingman
American Made Advocacy: Congress Back from Break With Work To Do
PDN Optimization: Balancing Performance and Cost in SoC Designs
October 22, 2025 | Zach Caprai. Siemens EDAEstimated reading time: Less than a minute
The evolution of adaptive system-on-chip (SoC) devices has brought unprecedented computing capabilities to modern electronic systems. However, with this advancement comes increasingly complex power delivery challenges. In particular, as organizations strive to accelerate time-to-market while managing costs, optimizing power delivery networks (PDNs) has become a critical factor in successful product development.
This article demonstrates advanced PDN optimization techniques through a real-world case study of AMD’s Versal adaptive SoC platform. Using the VCK190 evaluation kit featuring the Versal AI Core series VC1902 device, I’ll explore how effective PDN design and optimization can help meet demanding technical specifications while addressing essential business goals.
Understanding Modern PDN Challenges
Modern SoCs require precise power delivery across a broad frequency spectrum, from DC to the gigahertz range. The PDN must maintain stable voltage levels while managing current transients and minimizing impedance across all frequencies. For configurable devices like the AMD Versal adaptive SoC, this challenge is particularly complex because power requirements vary significantly based on device configuration and application.
To read this entire article, which appeared in the October 2025 issue of Design007 Magazine, click here.
Share on:
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
AI Triggers Next Paradigm Shift in PDN
10/23/2025 | Istvan Novak, SamtecArtificial intelligence (AI), together with machine learning (ML), is creating an unprecedented surge of computing and networking infrastructure needs. This, in turn, has dramatically increased the power consumption of computing and networking chips.
Beyond Design: The Fundamental Structure of Spectral Integrity
10/21/2025 | Barry Olney -- Column: Beyond DesignImpedance can be characterized in both the time and frequency domains. In the time domain, it influences how electromagnetic energy propagates through interconnects, affecting signal integrity and waveform fidelity. In the frequency domain, AC impedance determines how well the network can suppress noise and deliver clean power at a range of frequencies. AC impedance shapes how power rails respond to transient loads.
NOVOSENSE, UAES and Innoscience Advance Power Electronics for New Energy Vehicles
10/20/2025 | PRNewswireThe partnership focuses on developing next-generation intelligent integrated Gallium Nitride (GaN) products. Leveraging their combined expertise, the new devices will deliver more reliable GaN driving and protection features, enabling higher power density and paving the way for wider adoption in automotive systems.
Keysight Completes Acquisition of Synopsys’ Optical Solutions Group and Ansys’ PowerArtist
10/17/2025 | Keysight Technologies, Inc.Keysight Technologies, Inc., announced the completion of its acquisitions of the Optical Solutions Group from Synopsys, Inc., and PowerArtist from Ansys, Inc.
TI’s New Power-management Solutions Enable Scalable AI Infrastructures
10/14/2025 | Texas InstrumentsTexas Instruments (TI) debuted new design resources and power-management chips to help companies meet growing artificial intelligence (AI) computing demands and scale power-management architectures from 12V to 48V to 800 VDC.