The Marketing Minute: If Your Marketing Budget Gets Cut in Half, Then What?
Punching Out: How Are the Big Boys in Electronics Doing?
It’s Only Common Sense: Complexity Is the Enemy of Profit
Astera Labs Opens Israel Design Center to Boost AI Connectivity Expansion
February 13, 2026 | Astera Labs, Inc.Estimated reading time: 3 minutes
Astera Labs, Inc., a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, announced a significant expansion of its global engineering operations with the establishment of an advanced research and development center in Israel. The new design center will accelerate the development of Astera Lab’s next-generation scale-up fabrics for high-bandwidth connectivity protocols, while also advancing technical research and development to address memory bottlenecks in AI training and inference applications. Semiconductor industry veteran Guy Azrad, senior vice president of engineering and general manager of Astera Labs Israel will lead the new Israel operations, and will be supported by Ido Bukspan as vice president of ASIC engineering.
Astera Labs is expanding its global engineering footprint with the new Israel design center as a strategic investment in one of the world’s premier semiconductor ecosystems. The new center creates an end-to-end facility for advanced research and development of connectivity solutions in Israel that aims to solve critical data, network, and memory bottlenecks. Through collaborations with leading Israeli universities and the venture ecosystem, the design center is expected to serve as a hub to advance technologies critical to support next-generation AI infrastructure worldwide.
“We’re building an engineering team with a strong focus on execution, covering hardware, silicon, and software solutions, to support the growing adoption of Astera Labs’ Intelligent Connectivity Platform,” said Guy Azrad, senior vice president of Engineering and general manager of Astera Labs Israel. “With offices in Tel Aviv and Haifa, the new Israel design center will look to tap into the region’s world-class engineering talent to focus on the full chip design flow—from architecture through production, including software and system design for cutting-edge AI fabrics and emerging inference applications.”
Guy Azrad brings extensive semiconductor leadership experience in high-speed networking, compute, and Ethernet technologies to his role as general manager of the Israel design center. He most recently served as vice president of chip design engineering at Google, where he led silicon development for compute applications. Prior to Google, he held senior engineering leadership roles at Marvell, where he was senior vice president of the company’s global Ethernet switching division, overseeing development of advanced networking solutions deployed across data centers worldwide. His career spans deep expertise in developing advanced networking system-on-chips (SoCs), building and scaling large-scale chip design organizations across multiple geographies, and delivering complex silicon solutions from architecture through production. Azrad has been instrumental in bringing multiple generations of high-performance networking products to market.
The Israel design center expansion is further strengthened by the addition of Ido Bukspan, who joins Astera Labs as vice president of ASIC Engineering to support the company’s scale-up fabric development initiatives. Bukspan brings over two decades of networking and semiconductor expertise from his combined tenure at Mellanox Technologies and NVIDIA, where he spent 20+ years and rose to the position of senior vice president of Chip Design, building high-performance InfiniBand, Ethernet, and NVLink solutions that helped transform the data center industry and enable modern AI infrastructure. Most recently, Bukspan served as CEO of Pliops, a data acceleration technology company, where he led the organization’s strategic direction and product development for KV-cache applications.
“Israel has been defining networking innovation for decades, from those formative years when we were proving what was possible to today’s AI-driven transformation,” said Ido Bukspan, vice president of ASIC Engineering at Astera Labs. “I see the same drive, the same intensity to deliver highly performant connectivity solutions at Astera Labs. Together, we’re taking AI connectivity to the next level. Come join us.”
Share on:
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
Siemens Expands EDA Software Access Through EuroCDP Project
05/14/2026 | SiemensSiemens has become the first software provider to sign a strategic framework agreement with the European Chips Joint Undertaking (Chips JU) which aims to bolster Europe's semiconductor industry by fostering collaboration between the EU, member states and the private sector, through the European Chips Design Platform (EuroCDP) project.
Rethinking Stackup, Materials, and Tolerances in Modern Designs
05/14/2026 | Kristin Moyer, Global Electronics AssociationThe simple rectangular rigid PCB is becoming increasingly infrequent. This reality necessitates designing with concepts well outside traditional rigid PCB methodologies. For example, the designer of wearable electronics may need to implement conductive fibers integrated into the textile material. Heads-up displays, like those in VR/AR headsets and glasses, require transparent circuitry etched into the display glass. The process of designing without a rule book usually starts with something other than the traditional board design process.
New Courses: Advance Your Electronics Expertise in June and July
05/14/2026 | Global Electronics AssociationStay current with design, manufacturing, and quality standards by enrolling in one of these online instructor-led courses starting in June and July from ElectronicsU at the Global Electronics Association, designed to help professionals at every level sharpen their skills and advance their careers. These live, expert-led sessions combine flexibility with real-time interaction, allowing participants to learn directly from seasoned industry professionals while collaborating with peers worldwide. Access to all applicable IPC standards is included in the courses.
Road to Reliability: Engineering High Uptime EV Charging Infrastructure
05/13/2026 | Stanton Rak, SF Rak CompanyThe transition to EVs is no longer constrained solely by vehicle capability. Instead, it is increasingly defined by a simpler, but more unforgiving question: Will the charger work when I arrive? This high uptime does not happen by accident. As EV technology has matured, limitations in battery range, power electronics, and thermal management are no longer the primary barriers to adoption.
U.S. Aerospace, Defense Firms Accelerate Digital Strategies
05/13/2026 | BUSINESS WIREU.S. aerospace and defense enterprises are adopting integrated digital practices, AI-enabled design and software-centric development approaches as the requirements for competitiveness change, according to a new research report published by Information Services Group (ISG)