-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueSales: From Pitch to PO
From the first cold call to finally receiving that first purchase order, the July PCB007 Magazine breaks down some critical parts of the sales stack. To up your sales game, read on!
The Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Lead-free Reflow for High-layer-count PCBs
June 17, 2014 | Happy Holden, Retired, and Michael Carano, OMG Electronic Chemicals, LLCEstimated reading time: 1 minute
This article is an update of the Holden-Carano article originally published in the February 2013 issue of The PCB Magazine.
Abstract
One of the most difficult printed circuit boards to adapt to Pb-free assembly processes is the high-layer count multilayer. Often, these multilayers have through-hole and hand-soldered components, and requirements for two or more rework cycles. The higher reflow temperatures and slower wetting of lead-free solders place an enormous strain on the laminate and copper-plated hole barrel. In many cases, the boards cannot be assembled reliably even with newer, higher thermal performance FR-4s.
One solution to this problem is to redesign the multilayer using current design rules and newer innovative fabrication technologies. This article will review four of these new and enabling technologies:
- Laser-drilled microvias;
- Routing BGA using channels;
- Contribution of new SMT connectors; and
- Layer assignment changes (architectures).
Microvias offer the most significant opportunity to reduce not only the layers and thicknesses of multilayers, but also their cost while improving their electrical performance and density. Several examples will illustrate these new opportunities. Since blind vias are surface phenomena, to get the maximum benefit from them, layer assignment for signal, ground and power need to be reviewed and alternative constructions considered. These blind vias, by reducing the number of through-holes, contribute to increase routing density that allows the lower layer usage. Finally, by replacing through-hole connectors with surface mount connectors, higher connector density and improved electrical performance can be realized.
The resulting new multilayers are not only thinner, cheaper, and easier to design, but are less costly and suitable for lead-free assembly.
Read the full article here.
Editor's Note: This article originally appeared in the April 2014 issue of The PCB Magazine.
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
MKS Showcases Next-generation PCB Manufacturing Solutions at the Thailand Electronics Circuit Asia 2025
08/06/2025 | MKS Instruments, Inc.MKS Inc, a global provider of enabling technologies that transform our world, today announced its participation in Thailand Electronics Circuit Asia 2025 (THECA 2025), taking place August 20–22 at BITEC in Bangkok.
Point2 Technology, Foxconn Interconnect Technology Partner to Revolutionize AI Cluster Scalability with Terabit-Speed Interconnect
08/06/2025 | BUSINESS WIREPoint2 Technology, a leading provider of ultra-low-power, low-latency mixed-signal SoC solutions for multi-terabit interconnect, and Foxconn Interconnect Technology (FIT), a global leader in precision interconnect solutions, have signed a Memorandum of Understanding (MOU) to accelerate the commercialization of next-generation Active RF Cable (ARC) and Near Pluggable e-Tube (NPE) solutions.
Advancing Electrolytic Copper Plating for AI-driven Package Substrates
08/05/2025 | Dirk Ruess and Mustafa Oezkoek, MKS’ AtotechThe rise of artificial intelligence (AI) applications has become a pivotal force driving growth in the server industry. Its challenging requirements for high-frequency and high-density computing are leading to an increasing demand for development of advanced manufacturing methods of package substrates with finer features, higher hole densities, and denser interconnects. These requirements are essential for modern multilayer board (MLB) designs, which play a critical role in AI hardware. However, these intricate designs introduce considerable manufacturing complexities.
Statement from the Global Electronics Association on the July 2025 Tariff on Copper Foil and Electronics-Grade Copper Inputs
07/31/2025 | Global Electronics AssociationWe are disappointed by today’s decision to impose a 50% tariff on imported copper foil and other essential materials critical to electronics manufacturing in the United States.
Trouble in Your Tank: Metallizing Flexible Circuit Materials—Mitigating Deposit Stress
08/04/2025 | Michael Carano -- Column: Trouble in Your TankMetallizing materials, such as polyimide used for flexible circuitry and high-reliability multilayer printed wiring boards, provide a significant challenge for process engineers. Conventional electroless copper systems often require pre-treatments with hazardous chemicals or have a small process window to achieve uniform coverage without blistering. It all boils down to enhancing the adhesion of the thin film of electroless copper to these smooth surfaces.