-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Estimated reading time: 1 minute

Contact Columnist Form
Trouble in Your Tank: Electroless Copper and D-Sep
In past columns, I presented information about the different types of ICD interconnect defect and its root causes. One key defect that was not discussed was the infamous D-sep. What exactly is D-sep? We will explore this issue and provide several suggestions for process improvement so that you don’t experience D-sep on your expensive, high-reliability printed circuit boards.
Description of the Defect
First, D-sep is a separation of the electroless copper deposit from the post interconnect. Okay, you say! But isn’t that a definition of an ICD? In a way, yes. However, D-sep occurs without a thermal excursion. Let’s list a few other considerations when discussing D-sep:
- An interconnect separation without any thermal stress;
- Stress in the electroless causes it to separate from the interconnect forming a D shape;
- Separation can cover the width of the interlayer or it can cover only a small part of it;
- Occurs most on 1 oz. layers;
- Occurs more often in center of hole;
- Generally occurs more in center of the plating rack (basket); and
- If all other factors are kept constant in the desmear and electroless line, panels with positive etch back may have D-sep when normal desmear will not.
Editor's Note: This article originally appeared in the September 2013 issue of The PCB Magazine.
More Columns from Trouble in Your Tank
Trouble in Your Tank: Yield Improvement and ReliabilityTrouble in Your Tank: Causes of Plating Voids, Pre-electroless Copper
Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
Trouble in Your Tank: Interconnect Defect—The Three Degrees of Separation
Trouble in Your Tank: Things You Can Do for Better Wet Process Control
Trouble in Your Tank: Processes to Support IC Substrates and Advanced Packaging, Part 5
Trouble in Your Tank: Materials for PWB Fabrication—Drillability and Metallization
Trouble in Your Tank: Supporting IC Substrates and Advanced Packaging, Part 5