-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueAdvancing the Advanced Materials Discussion
Moore’s Law is no more, and the advanced material solutions to grapple with this reality are surprising, stunning, and perhaps a bit daunting. Buckle up for a dive into advanced materials and a glimpse into the next chapters of electronics manufacturing.
Inventing the Future With SEL
Two years after launching its state-of-the-art PCB facility, SEL shares lessons in vision, execution, and innovation, plus insights from industry icons and technology leaders shaping the future of PCB fabrication.
Sales: From Pitch to PO
From the first cold call to finally receiving that first purchase order, the July PCB007 Magazine breaks down some critical parts of the sales stack. To up your sales game, read on!
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Estimated reading time: 1 minute

Contact Columnist Form
Trouble in Your Tank: Electroless Copper and D-Sep
In past columns, I presented information about the different types of ICD interconnect defect and its root causes. One key defect that was not discussed was the infamous D-sep. What exactly is D-sep? We will explore this issue and provide several suggestions for process improvement so that you don’t experience D-sep on your expensive, high-reliability printed circuit boards.
Description of the Defect
First, D-sep is a separation of the electroless copper deposit from the post interconnect. Okay, you say! But isn’t that a definition of an ICD? In a way, yes. However, D-sep occurs without a thermal excursion. Let’s list a few other considerations when discussing D-sep:
- An interconnect separation without any thermal stress;
- Stress in the electroless causes it to separate from the interconnect forming a D shape;
- Separation can cover the width of the interlayer or it can cover only a small part of it;
- Occurs most on 1 oz. layers;
- Occurs more often in center of hole;
- Generally occurs more in center of the plating rack (basket); and
- If all other factors are kept constant in the desmear and electroless line, panels with positive etch back may have D-sep when normal desmear will not.
Editor's Note: This article originally appeared in the September 2013 issue of The PCB Magazine.
More Columns from Trouble in Your Tank
Trouble in Your Tank: Implementing Direct Metallization in Advanced Substrate PackagingTrouble in Your Tank: Minimizing Small-via Defects for High-reliability PCBs
Trouble in Your Tank: Metallizing Flexible Circuit Materials—Mitigating Deposit Stress
Trouble in Your Tank: Can You Drill the Perfect Hole?
Trouble in Your Tank: Yield Improvement and Reliability
Trouble in Your Tank: Causes of Plating Voids, Pre-electroless Copper
Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
Trouble in Your Tank: Interconnect Defect—The Three Degrees of Separation