Researchers Clear Way for Fast Plasmonic Chips
August 5, 2015 | MIPTEstimated reading time: 3 minutes

Researchers from the Laboratory of Nanooptics and Plasmonics at the MIPT Center of Nanoscale Optoelectronics have developed a new method for optical communication on a chip, which will give a possibility to decrease the size of optical and optoelectronic elements and increase the computer performance several tenfold. According to their article published in Optics Express, they have proposed the way to completely eliminate energy losses of surface plasmons in optical devices.
"Surface plasmon polaritons have previously been proposed to be used as information carriers for optical communication, but the problem is that the signal is rapidly attenuated propagating along plasmonic waveguides. Now, we have come very close to the complete solution of this problem. Our approach clears the way for the development of a new generation of high performance optoelectronic chips," says Dmitry Fedyanin, the head of the research.
Modern electronics is based on the use of electrons as information carriers, but they have ceased to meet the contemporary requirements: standard electrical copper wires and channels on chips cannot transfer information with speeds sufficient for modern microprocessors. This currently hinders the microprocessor performance growth; hence, the implementation of new groundbreaking technologies is required to maintain Moore's law.
Transition from electrical to optical pulses can solve the problem. The high frequency of light waves (hundreds of terahertz) allows transferring and processing more data, and, therefore, gives a possibility to increase performance. Fiber optic technologies are widely used in communication networks, but the use of light in microprocessors and logical elements faces the problem of diffraction limit, since the size of waveguides and other optical elements cannot be significantly smaller than the light wavelength. These are micrometers for near-infrared radiation used for optical communications, which doesn't meet the requirements of the contemporary electronics. Logical elements of standard contemporary processors are dozens of nanometers in size. “Optical electronics” can become competitive only if light is “compressed” to this scale.
Overcoming the diffraction limit is possible with transition from photons to surface plasmon polaritons, which are collective excitations emerging due to interaction between photons and electron oscillations on the boundary between a metal and an insulator. They are also called quasi-particles, because, by their properties, they are quite similar to standard particles such as photons or electrons. Unlike three-dimensional light waves, surface polaritons “hold on” the boundary between two media. This gives a possibility to switch from the conventional three-dimensional optics to a two-dimensional optics.
"Roughly speaking, a photon occupies a certain volume in space, which is of the order of the light wavelength. We can “compress” it, transforming into a surface plasmon polariton. Using this approach, we can improve the integration density and reduce the size of optical elements. Unfortunately, this brilliant solution has its flip side. For the surface plasmon polariton to exist, a metal, or more specifically, an electron gas in the metal, is needed. This leads to excessively high Joule losses similar to those one has when the current is passed through metal wires or resistors," says Dr. Fedyanin.
According to him, the surface plasmon energy drops a billion times at distances of around one millimeter due to absorption in the metal, which de facto makes the practical implementation of surface plasmons pointless.
"Our idea is to compensate the surface plasmon propagation losses by pumping extra energy to surface plasmon polaritons. It should be also noted that, if we want to integrate plasmonic waveguides on a chip, we can use only electrical pumping," explains the researcher.
He, together with his colleagues Dmitry Svintsov and Aleksey Arsenin from the Laboratory of Nanooptics and Plasmonics, has developed a new method of electric pumping of plasmonic waveguides based on the metal-insulator-semiconductor (MIS) structure and carried out its simulations. The results show that the passage of relatively weak pump currents through the nanoscale plasmonic waveguides give a possibility to fully compensate the surface plasmon propagation losses. This means that it becomes possible to transmit a signal over long distances (in chip standards) with no losses. At the same time, the integration density of such active plasmonic waveguides is an order of magnitude higher than that of photonic waveguides.
"Working in optoelectronics, we always need to find a compromise between optical and electrical properties, whereas in plasmonics it is almost impossible, since the choice of metals is limited to three or four materials. The main advantage of the proposed pumping scheme is that it doesn't dependent on the properties of the metal-semico nductor contact. For each semiconductor, we can find an appropriate insulator, which allows to achieve the same efficiency level as in double-heterostructure lasers. At the same time, we are able to maintain the typical plasmonic structure size at a level of 100 nanometers," says Fedyanin.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/11/2025 | Andy Shaughnessy, Design007 MagazineThis week, we have quite a variety of news items and articles for you. News continues to stream out of Washington, D.C., with tariffs rearing their controversial head again. Because these tariffs are targeted at overseas copper manufacturers, this news has a direct effect on our industry.I-Connect007 Editor’s Choice: Five Must-Reads for the Week
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
Trump Copper Tariffs Spark Concern
07/10/2025 | I-Connect007 Editorial TeamPresident Donald Trump stated on July 8 that he plans to impose a 50% tariff on copper imports, sparking concern in a global industry whose output is critical to electric vehicles, military hardware, semiconductors, and a wide range of consumer goods. According to Yahoo Finance, copper futures climbed over 2% following tariff confirmation.
Happy’s Tech Talk #40: Factors in PTH Reliability—Hole Voids
07/09/2025 | Happy Holden -- Column: Happy’s Tech TalkWhen we consider via reliability, the major contributing factors are typically processing deviations. These can be subtle and not always visible. One particularly insightful column was by Mike Carano, “Causes of Plating Voids, Pre-electroless Copper,” where he outlined some of the possible causes of hole defects for both plated through-hole (PTH) and blind vias.
Trouble in Your Tank: Can You Drill the Perfect Hole?
07/07/2025 | Michael Carano -- Column: Trouble in Your TankIn the movie “Friday Night Lights,” the head football coach (played by Billy Bob Thornton) addresses his high school football team on a hot day in August in West Texas. He asks his players one question: “Can you be perfect?” That is an interesting question, in football and the printed circuit board fabrication world, where being perfect is somewhat elusive. When it comes to mechanical drilling and via formation, can you drill the perfect hole time after time?