Global Citizenship: Cultivating Cross-border Partnerships With Integrity
Nolan’s Notes: Moving Forward With Confidence
The Knowledge Base: Beyond the Badge—Why Membership Matters More Than Ever
Two-Print Stencil Solutions for Flip Chip/SMT Assembly
February 5, 2016 | William Coleman, Photo Stencil LLCEstimated reading time: 1 minute
Mixed technology packages that have both flip chip (FC) and surface mount devices (SMD) on the same substrate are now being assembled in a normal SMT assembly process.
Instead of dipping the FC die in flux, both flux and paste are printed on the substrate. Then the FC and SMD are placed into the paste/flux with pick-and-place equipment and sent to a reflow oven where both are soldered to the substrate.
This assembly process requires a "two-print stencil" printing procedure and requires two inline stencil printing machines. Normally, flux is printed first using a thin electroform stencil (40–50 μm thick) to print flux on the FC die pads. This is referred to as the "first print stencil."
Immediately after the first print, the substrate is advanced to the second printer. The "second print stencil" is used to print solder paste for the SMDs. This stencil is normally an electroformed 75 μm thick stencil for the solder paste apertures but has a relief step pocket 50μm thick on the contact side of the stencil in the area where flux was printed with the first stencil. This relief pocket provides sufficient clearance to avoid contact with the previously printed flux.
Editor's Note: This article originally appeared in the February 2016 issue of SMT Magazine.
Share on:
Suggested Items
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
Breaking Silos with Intelligence: Connectivity of Component-level Data Across the SMT Line
06/09/2025 | Dr. Eyal Weiss, CybordAs the complexity and demands of electronics manufacturing continue to rise, the smart factory is no longer a distant vision; it has become a necessity. While machine connectivity and line-level data integration have gained traction in recent years, one of the most overlooked opportunities lies in the component itself. Specifically, in the data captured just milliseconds before a component is placed onto the PCB, which often goes unexamined and is permanently lost once reflow begins.
BEST Inc. Introduces StikNPeel Rework Stencil for Fast, Simple and Reliable Solder Paste Printing
06/02/2025 | BEST Inc.BEST Inc., a leader in electronic component rework services, training, and products is pleased to introduce StikNPeel™ rework stencils. This innovative product is designed for printing solder paste for placement of gull wing devices such as quad flat packs (QFPs) or bottom terminated components.
See TopLine’s Next Gen Braided Solder Column Technology at SPACE TECH EXPO 2025
05/28/2025 | TopLineAerospace and Defense applications in demanding environments have a solution now in TopLine’s Braided Solder Columns, which can withstand the rigors of deep space cold and cryogenic environments.
INEMI Interim Report: Interconnection Modeling and Simulation Results for Low-Temp Materials in First-Level Interconnect
05/30/2025 | iNEMIOne of the greatest challenges of integrating different types of silicon, memory, and other extended processing units (XPUs) in a single package is in attaching these various types of chips in a reliable way.