-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueVoices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
The Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
It's Show Time!
In this month’s issue of PCB007 Magazine we reimagine the possibilities featuring stories all about IPC APEX EXPO 2025—covering what to look forward to, and what you don’t want to miss.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
New Cadence Allegro Enhances Flex and Rigid-Flex Capabilities
May 4, 2016 | Cadence Design Systems, Inc.Estimated reading time: 3 minutes

Cadence Design Systems has unveiled the Allegro 17.2-2016 portfolio, which enables a more predictable and shorter design cycle. The portfolio features comprehensive in-design inter-layer checking technology that minimizes design-check-redesign iterations and a new dynamic concurrent team design capability that accelerates product creation time by up to 50 percent. Utilizing material inlay fabrication techniques, these new capabilities can reduce material costs by up to 25 percent. In addition, embedded Sigrity technology now ensures critical signals meet performance criteria and power integrity (PI) for PCB designers addressing power delivery and IR-drop issues efficiently, eliminating time-consuming iterations with PI experts.
The Allegro portfolio includes key advancements that minimize design iterations and lower overall cost for flex and rigid-flex designs commonly used in automotive, consumer electronics, computing, communications, mobile and wearable applications. These capabilities include:
- Rigid-Flex design enhancements that give designers the ability to specify multiple rigid and flex stack-ups in the same database. This stack-up-by-zone feature can also be used in rigid designs to create material inlay regions leveraging a mix of expensive and inexpensive materials, enabling reduction of material cost by up to 25 percent.
- Unique and comprehensive in-design inter-layer checks for flex and rigid-flex that saves manual effort and ensures all rules for advance flex designs are adhered to, avoiding many design-check-redesign iterations.
- PI for PCB designers that leverages Allegro and Sigrity technologies to provide faster, more reliable access to IR-drop analysis results, enabling PCB designers to efficiently meet power delivery network (PDN) design requirements.
- Interoperable Allegro and Sigrity technologies that provide an easy to use environment, which shortens design and verification time. This is achieved by avoiding unnecessary physical prototype iterations through improved route channel utilization using tabbed routing, new in-design backdrilling rules and efficient sharing of custom return path via structures optimized with Sigrity technology.
- New Native 3D engine that streamlines the system design process and provides improved visualization and collision detection to avoid unnecessary MCAD/ECAD iterations.
The Allegro portfolio now provides synchronous team design capability, which can shorten design time by up to 50 percent for dense designs and increase efficiency by enabling the team to design synchronously. This feature enables PCB designers to achieve maximum productivity by allowing up to five PCB designers to conduct real-time, concurrent PCB design work within the same design database, shortening time to route a dense design by up to 80 percent.
"Due to the nature of our business, flex designs are extremely critical to many of our products, specifically in the mobile and automotive space. The breadth and the depth of enhancements have the ability to significantly improve our PCB design productivity in designing for space-constrained applications," said Greg Bodi, director of System Engineering PCB Layout, Nvidia. "The new inter-layer check capability provides comprehensive in-design, real-time checks, which will save us significant time currently spent doing manual checks after layout is completed on advance flex and rigid-flex designs."
"The latest Allegro release provides many productivity and ease of use improvements," said Dave Elder, PCB Engineering manager at Tait Communications. "In-design inter-layer checks for flex and rigid-flex design is comprehensive and extensible, which can save us 20 to 25 percent time for rigid-flex designs. This will also allow us to retire some homegrown solutions we put in place."
"The new Allegro platform addresses many challenges faced by PCB designers on a daily basis," said Saugat Sen, vice president of R&D, PCB and IC Packaging Group at Cadence. "We continue to provide market-leading solutions with Allegro's extensive Rigid/Flex capabilities coupled with industry-leading power aware Sigrity SI/PI technology to reduce design cycle time for our customers' compact, high-performance products."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.
Suggested Items
The Shaughnessy Report: Solving the Data Package Puzzle
05/12/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportIf you ask fabricators about their biggest challenges, they’ll often point at PCB designers—the readers of this magazine. Yes, you! Why is it so difficult to create the ideal data package? It’s a fairly straightforward task. But this part of the design process keeps tripping up designers, even those who started in the industry before Pink Floyd split up.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.