Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
Punching Out: Your Financial Preparation for a Sale
Nolan's Notes: The Next Killer App in Component Manufacturing
IPC & SMTA to Host High-Reliability Cleaning & Conformal Coating Conference
September 2, 2016 | IPCEstimated reading time: 1 minute
IPC — Industry-leading associations IPC and SMTA jointly announce the High-Reliability Cleaning and Conformal Coating Conference, scheduled to take place October 25-27, 2016 at Hyatt Rosemont, Rosemont, IL. The conference is focused on best practices for designing, cleaning and coating highly dense electronic assemblies to assure reliability in today’s mobile society.
The first day of the conference features Cleaning and Conformal Coating Workshops. The morning Workshop will focus on “DFX – Design for Excellence; Focus on DFR-Design for Reliability of Hardware to be cleaned.” The instructor will be Dale Lee, Senior DFX Engineer, Plexus Corporation.
The afternoon Workshop focuses on “Robust Coating Processes in the Factory: Methods, Critical Parameters, Problems and Remedies.” The instructors will be Doug Pauls, Principal Materials & Process Engineer at Rockwell Collins and Jason Keeping, P.Eng, Corporate Engineering Project Manager, Ruggedized Electronics Sector at Celestica Inc.
The second and third days will feature the Technical Conference. Sessions will be dedicated to the following topics:
- Processes for Achieving Reliability and Ruggedization
- Cleaning Materials, Machines, Rinsing and Process Control
- Conformal Coating for Class 2 and 3 Electronic Assemblies
- Customer Cleaning Challenges and Needs
- Ultra-Thin Nanocoatings in Electronics Assembly Operations Come learn about these valuable lessons and more at the IPC/SMTA Cleaning and Conformal Coating Conference.
Come learn about these valuable lessons and more at the IPC/SMTA Cleaning and Conformal Coating Conference.
Click here for theetailed agenda outline.
Share on:
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.