Nolan’s Notes: Looking Deep Into the Future With X-ray
Knocking Down the Bone Pile: Basics of Component Lead Tinning
Standard of Excellence: Anticipating Customer Needs Early and Often
IPC & SMTA to Host High-Reliability Cleaning & Conformal Coating Conference
September 2, 2016 | IPCEstimated reading time: 1 minute
IPC — Industry-leading associations IPC and SMTA jointly announce the High-Reliability Cleaning and Conformal Coating Conference, scheduled to take place October 25-27, 2016 at Hyatt Rosemont, Rosemont, IL. The conference is focused on best practices for designing, cleaning and coating highly dense electronic assemblies to assure reliability in today’s mobile society.
The first day of the conference features Cleaning and Conformal Coating Workshops. The morning Workshop will focus on “DFX – Design for Excellence; Focus on DFR-Design for Reliability of Hardware to be cleaned.” The instructor will be Dale Lee, Senior DFX Engineer, Plexus Corporation.
The afternoon Workshop focuses on “Robust Coating Processes in the Factory: Methods, Critical Parameters, Problems and Remedies.” The instructors will be Doug Pauls, Principal Materials & Process Engineer at Rockwell Collins and Jason Keeping, P.Eng, Corporate Engineering Project Manager, Ruggedized Electronics Sector at Celestica Inc.
The second and third days will feature the Technical Conference. Sessions will be dedicated to the following topics:
- Processes for Achieving Reliability and Ruggedization
- Cleaning Materials, Machines, Rinsing and Process Control
- Conformal Coating for Class 2 and 3 Electronic Assemblies
- Customer Cleaning Challenges and Needs
- Ultra-Thin Nanocoatings in Electronics Assembly Operations Come learn about these valuable lessons and more at the IPC/SMTA Cleaning and Conformal Coating Conference.
Come learn about these valuable lessons and more at the IPC/SMTA Cleaning and Conformal Coating Conference.
Click here for theetailed agenda outline.
Share on:
Suggested Items
Bridging the Gap Between PCB Designers and Fabricators
04/03/2025 | Stephen V. Chavez, Siemens EDAWith today’s advanced EDA tools, designing complex PCBs in the virtual world does not necessarily mean they can be built in the real world. This makes the relationship between a PCB designer and a fabricator pivotal to the success of a project. In keeping with solid design for manufacturing (DFM) practices, clear and frequent communication is needed to dial and lock in design constraints that meet expectations while addressing manufacturing concerns.
IPC APEX EXPO Newcomer: Faith DeSaulnier of TTM Technologies
04/03/2025 | I-Connect007 Editorial TeamDuring the Newcomer’s Welcome Reception at IPC APEX EXPO, the I-Connect Editorial Team spoke with several first-time attendees. The following is our interview with Faith DeSaulnier, a process engineer based at TTM Technologies’ facility in Forest Grove, Oregon.
Ansys Semiconductor Solutions Certified by TSMC for Reliable, Accurate Analysis of Evolving Chip Designs
04/03/2025 | PRNewswireAnsys announced that PathFinder-SC is certified as a new ESD analysis solution for customers designing with TSMC's N2 silicon process technology. PathFinder-SC delivers a novel verification solution that provides superior capacity and performance, easily accommodating large designs in the cloud.
Real Time with... IPC APEX EXPO 2025: Insights into PCB Design and Manufacturing with Polar Instruments
04/03/2025 | Real Time with...IPC APEX EXPOErik Bateham discusses Polar's latest book, which enhances insights for PCB designers and manufacturers. The book, "The Designer's Guide to... More Secrets of High-Speed PCBs," features a guest chapter on 2D via design modeling. Erik highlights the industry's shift towards UHDI and the challenges in measuring at micron levels.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.