New Cadence Allegro DesignTrue DFM Technology Accelerates New Product Development and Introduction Process
September 13, 2017 | Cadence Design Systems, Inc.Estimated reading time: 3 minutes
Cadence Design Systems, Inc. today announced Cadence Allegro DesignTrue DFM technology, the industry’s first solution to perform real-time, in-design design-for-manufacturing (DFM) checks integrated with electrical, physical and spacing design rule checks (DRCs). The innovative new technology, integrated into the Allegro PCB Editor, enables PCB designers to identify and correct errors immediately, long before manufacturing signoff. By finding errors earlier, design teams reduce rework, shorten design cycles and accelerate the new product development and introduction process, potentially saving at least one day per iteration and days to weeks overall.
Unlike manufacturing signoff tools that are run in batch mode when performing DFM checks, Allegro DesignTrue DFM technology provides continuous in-design feedback while designing, eliminating the frustrating and time-consuming design-verify-fix iterations between PCB designers and DFM checking teams. By the time PCB designers reach final DFM signoff, they already know their design meets manufacturing rules, resulting in a smoother signoff and handoff to the manufacturing partner and a shorter, more predictable design cycle.
Allegro DesignTrue DFM technology is consistent with the proven Allegro constraint-driven design flow and online checking solution currently used for electrical, physical and spacing rules. Allegro DesignTrue technology provides a wide set of checks to ensure design manufacturability. Spacing between copper features such as traces, pins, vias relative to the board outline and other copper features can be verified in real time, independent of electrical and net-based rules.
The new technology makes it easy to configure, apply contextually and reuse manufacturing rules. Allegro DesignTrue DFM technology supports the import and export of DFM rules and addresses more than 2,000 advanced checks. In addition, it employs a new and more user-friendly DRC browser capable of addressing one class of errors at a time. Constraints are highly configurable with the ability to enable and disable groups and whole categories of rules, or individual rules. Rules can be applied in etch mode, non-etch mode, and in stack-up mode, giving designers the ability to isolate layers, geometries and cutouts. The new browser also features an integrated DRC description with graphics, characterizes DRCs by type and provides a DRC count chart. Users can quickly sort, browse and review, as well as waive and unwaive DRCs.
“Increasing PCB complexity is extending our design cycles and making them unpredictable,” said Greg Bodi, director of System Engineering PCB Layout at NVIDIA. “With Allegro DesignTrue DFM technology, our PCB design teams can be sure that they are designing the board correctly the first time, taking into account electrical, physical and manufacturing constraints. This eliminates unnecessary iterations with manufacturing signoff processes and saves us days to weeks of time.”
“Accelerating new product development and introduction is a key priority for our customers,” said Tom Beckley, senior vice president and general manager, Custom IC & PCB Group. “For more than 15 years, our customers have relied on the Allegro constraint-driven flow and online checking solution for the electrical and physical domains. As part of our System Design Enablement strategy, we’re now applying this same approach to DFM checks. Extending our solution to the manufacturing domain enables electronics OEMs to bring their products to market more quickly and with greater confidence.”
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. For more information, click here.
Suggested Items
Atotech to Participate at KPCA Show 2024
09/03/2024 | AtotechMKS’ Atotech will participate in this year’s KPCA Show 2024 in Incheon, held at Songdo Convensia from September 4-6, 2024.
Victory Announces Breakthrough in PCB Technology with New Product Launch
08/29/2024 | openPRShenzhen Victory Electronics Technology Co., Ltd., a leader in the printed circuit board (PCB) manufacturing industry, is proud to announce the successful development of a groundbreaking new product.
Connect the Dots: Designing for Reality—Electroless Copper
08/28/2024 | Matt Stevenson -- Column: Connect the DotsRoll up your sleeves because it's time to get messy. In a recent episode of I-Connect007’s On the Line with… podcast, we discussed electroless copper deposition. This process deposits a copper layer into the through-holes and vias of what will eventually be a PCB. Electroless copper deposition feels like a black box to many people. It sort of looks like a black box, too. The boards go in one side, come out the other, and emerge differently. So, let's crack open that black box and look inside.
Maximizing ROI Through Better Wet Process Control
08/20/2024 | I-Connect007 Editorial Team“When things get out of control, the variation in your wet process begins,” says Mike Carano,. “Just because they look like good boards and may even pass electrical test, it does not necessarily mean you have good boards. Once the chemistry is headed toward the right or left side of the process control parameter cliff, the plating is compromised. If the copper is thinner than it should be, when the customer puts it into service, the board may fail after 500 cycles vs. the requisite 1,000 or 2,000 cycles. The root cause issue is that you plated 7/10ths of a mil of copper instead of one-mil of copper because you were not controlling your process. The fact that you passed your own electric test becomes inconsequential.”
The Chemical Connection: Controlling an Alkaline Etch Bath With Low Copper Loading
08/07/2024 | Don Ball -- Column: The Chemical ConnectionThis month, I wanted to continue my discussion on how much process control is actually needed for high-density circuit production. However, in the last month, I have been called on to help with a specific process control problem: how to control an alkaline etch bath when you’re not etching much copper. This problem has been cropping up more frequently as smaller shops (and a few larger ones) concentrate on low-volume, high-value plated through-hole panels such as prototypes, resistor cores, etc.