Cadence Collaborates with Samsung Foundry
April 9, 2021 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that it has optimized the Cadence® digital 20.1 full flow for Samsung Foundry’s advanced-process technologies down to 4nm. Through the collaboration, designers can use the Cadence tools to achieve optimal power, performance, and area (PPA) and deliver accurate, first-pass silicon for hyperscale computing applications.
The Cadence digital 20.1 flow provides capabilities that are well-suited for Samsung Foundry’s advanced-process technologies. For example, the iSpatial technology allows a seamless transition from the Genus™ Synthesis Solution to the Innovus™ Implementation System using a common user interface and database. Machine learning (ML) capabilities enable users to leverage their existing designs to train the GigaOpt™ optimization technology to minimize design margins versus traditional place-and-route flows.
Combined with a high-performance clock mesh architecture, the digital GigaPlace XL technology offers concurrent macro and standard cell placement that enables automated floorplanning, delivering better designer productivity and significantly improved wirelength and power. Unified implementation, timing and IR signoff engines enhance signoff convergence and reduce design margins and iterations. To speed the design process in Samsung Foundry’s advanced-process technologies, example flows are now provided for common high-performance computing (HPC) tasks such as concurrent macro and standard cell placement, clock mesh, balanced H Tree clock distribution, power delivery network and IR optimization.
The complete Cadence RTL-to-GDS flow optimized for Samsung Foundry process technologies includes the Genus Synthesis Solution, Cadence Modus DFT Software Solution, Innovus Implementation System, Quantus™ Extraction Solution, Tempus™ Timing Signoff Solution, Tempus ECO Option, Tempus Power Integrity Solution, Voltus™ IC Power Integrity Solution, Conformal® Equivalence Checker, Conformal Low Power, Litho Physical Analyzer and CMP Predictor.
“With the ongoing innovation in hyperscale computing and autonomous driving, there is ever-increasing demand for HPC capacity,” said Sangyun Kim, vice president of the Foundry Design Technology Team, at Samsung Electronics. “By combining the latest Samsung Foundry advanced-process nodes with the Cadence 20.1 digital full flow, our customers can achieve their design goals quickly and efficiently.”
“The newly optimized Cadence digital flow makes it much simpler for customers to achieve PPA targets using Samsung Foundry’s advanced-process technologies,” said Michael Jackson, corporate vice president, R&D in the Digital & Signoff Group at Cadence. “By expanding upon our longstanding collaboration with Samsung Foundry, designers can rapidly adopt Samsung Foundry’s validated HPC methodologies to deliver exceptional silicon performance on time.”
The Cadence 20.1 digital full flow supports the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For six years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
Suggested Items
RTX’s Pratt & Whitney Establishes European Technology and Innovation Center in the Netherlands
01/27/2025 | RTXRTX’s Pratt & Whitney announced plans to establish a European Technology and Innovation Center (ETIC) dedicated to advancing technologies for enabling more energy efficient and sustainable aviation.
TopLine’s Martin Hart to Present at Microelectronics Reliability and Qualification Workshop (MRQW)
01/16/2025 | TopLine CorporationTopLine Corporation’s Founder and CEO Martin Hart has been invited to deliver a presentation on the topic of how “Braided Solder Columns reduce mechanical stress in large heterogeneous 2.5D advanced packages for space and commercial applications” at The Aerospace Corporation’s Microelectronics Reliability and Qualification Workshop (MRQW) in Los Angeles (El Segundo), California on February 12, 2025.
Merlin Circuit Technology Achieves Prestigious JOSCAR Accreditation
01/14/2025 | Merlin Circuit TechnologyMerlin Circuit Technology is proud to announce it has been awarded the coveted Joint Approvals Group for Industry (JAG) Standard 001 (JOSCAR) accreditation.
FTG Aerospace Tianjin Approved as an AMO by CAAC
01/08/2025 | Globe NewswireFiran Technology Group Corporation, a leading provider of electronic products and avionic sub-systems for the aerospace and defense markets, has received approval from Civil Aviation Administration of China to be an Approved Maintenance Organization (AMO).
GKN Aerospace Officially Opens $55 Million Repair Facility for Aero-Engine Components in San Diego
01/02/2025 | GKN AerospaceGKN Aerospace has opened a new 150,000 square-foot facility in San Diego, California, strengthening the company’s global repair network and commitment to sustainable, cutting-edge MRO solutions.