Cadence Accelerates Cloud Hyperscale Infrastructure
May 25, 2021 | Business WireEstimated reading time: 3 minutes
Cadence Design Systems, Inc. announced immediate availability of Cadence® IP supporting the PCI Express® (PCIe®) 5.0 specification on TSMC N5 process technology. The next follow-on version on TSMC N3 process technology is expected to be taped out in early 2022. Collaboration with major customers is ongoing for N5 SoC designs targeting hyperscale computing and networking applications. The Cadence IP for PCIe 5.0 technology consists of a PHY, companion controller and Verification IP (VIP) targeted at SoC designs for very high-bandwidth hyperscale computing, networking and storage applications. With Cadence’s PHY and Controller Subsystem for PCIe 5.0 architecture, customers can design extremely power-efficient SoCs with accelerated time to market.
The Cadence IP for PCIe 5.0 architecture offers a highly power-efficient implementation of the standard, with several evaluations from leading customers indicating it provides industry best-in-class power at the maximum data transfer rate of 32GT/s and worst-case insertion loss. Leveraging Cadence’s existing N7/N6 silicon validated offering, the N5 design provides a full 512GT/s (gigatransfers per second) power-optimized solution across the full range of operating conditions with a single clock lane.
In conjunction with Cadence’s low-latency Controller IP for Compute Express Link™ (CXL™), the Cadence PHY IP for PCIe 5.0 technology enables a new class of applications for cache-coherent interconnects for processors, workload accelerators and memory expanders, as well as support for a wide range of Ethernet protocols. This provides flexible use cases for systems that need to leverage the same IP for the networking class of applications. Cadence is at the forefront of PCIe 5.0 subsystem interoperability testing, working with all major PCIe test equipment vendors for protocol and electrical compliance.
“We are pleased to see Cadence expanding its IP family to support the PCIe 5.0 protocol on TSMC’s advanced processes,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “Our close collaboration with Cadence will help our mutual customers meet the stringent power and performance requirements and accelerate silicon innovation with leading-edge design solutions benefiting from TSMC’s advanced technologies.”
“Increasingly, our customers are demanding not just point IP, but total solutions that provide an edge by shortening development timeline and accelerating end-product deployment. The addition of the ultra-low power PCIe 5.0 solution to our portfolio of high-performance IP on the TSMC N7/N6, N5 and N3 technologies fulfills this need,” said Sanjive Agarwala, corporate vice president and general manager of the IP Group at Cadence. “Our close collaboration with TSMC ensures that we can continue to develop advanced IP on TSMC’s most advanced processes. We’ve been a key provider of leading-edge PHY IP for more than 10 years and have one of the most experienced PHY design teams in the industry. Developing a solution with such low power for PCIe 5.0 architecture is a testament to the innovation our engineering teams can bring to bear to support our high-performance customer base.”
“Cadence’s PHY and controller test chips for PCIe 5.0 showed robust performance in compliance tests on our Xgig exerciser and analyzer platform,” said Tom Fawcett, vice president and general manager, Lab & Production Business Unit, VIAVI Solutions. “Collaboration with industry leaders and visionaries like Cadence is the key to building ecosystem confidence in—and rapid adoption of—the new protocol.”
“As a long-standing PCI-SIG® member, Cadence has played a role in promoting the adoption of PCIe technology,” said Al Yanes, president and chairman of PCI-SIG. “With its continued investment and innovation in PCIe IP, Cadence is one of the member companies enabling the latest standards to be available for widespread deployment.”
The Cadence IP for PCIe 5.0 architecture supports the company’s Intelligent System Design™ strategy, which enables advanced-node SoC design excellence. Cadence’s comprehensive portfolio of design IP solutions in the TSMC advanced processes also includes 112G, 56G, die-to-die (D2D) and advanced memory IP solutions.
Suggested Items
Zuken Autorouters Embrace Collaborative AI
06/12/2025 | Andy Shaughnessy, Design007 MagazineMaybe you’ve never liked autorouters; if so, you’re not alone. As Andy Buja, Zuken’s technical account manager for PCB Solutions, admits, autorouters are not perfect. But today’s autorouters allow designers a greater level of control than ever before, especially routers that incorporate collaborative AI.
Bridging the Knowledge Gap in Test: A Conversation with Bert Horner
06/11/2025 | Barry Matties, I-Connect007Bert Horner is a seasoned industry veteran and co-creator of The Test Connection, Inc. (TTCI), a test and inspection company spanning over 45 years. In this candid conversation, Bert reflects on the challenges our industry faces with the retirement of career professionals and the subsequent loss of critical tribal knowledge. As he unveils The Training Connection’s innovative training initiatives, Bert emphasizes the importance of evolving educational programs that align with industry needs, particularly in design for test (DFT), and sheds light on strategies being implemented to foster the next generation of engineers.
The Shaughnessy Report: Planning Your Best Route
06/10/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportDesigners don’t like autorouters, period. In my 26 years of covering PCB design and EDA tools, I’ve met about 25 designers who admit to using autorouters regularly. Two of these, Barry Olney and Stephen Chavez, have articles in this issue. If experts like these use routers, why haven’t you tried one?
KYZEN Focuses on Aqueous Cleaning and Stencil Cleaning at SMTA Ontario
06/09/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Ontario Expo and Tech Forum, scheduled to take place Tuesday, June 17 at the Venu Event Space in Vaughan, Ontario, Canada. KYZEN will be on-site to provide information about aqueous cleaning chemistry AQUANOX A4618 and the full line of AQUANOX products.
All About That Route: Design007 Magazine June 2025
06/09/2025 | I-Connect007 Editorial TeamDo you prefer manual routing or autorouting? Maybe you’re one of the designers who performs manual routing with an autorouter. Most designers favor manual routing, but today's interactive autorouters may be changing designers' minds by allowing users more direct control. In this issue, our expert contributors discuss a variety of manual and autorouting strategies.