-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueWet Process Control
In this issue, we examine wet processes and how to obtain a better degree of control that allows usable data to guide our decisions and produce consistently higher-quality products.
Don’t Just Survive, Thrive
If we are to be relevant and prosper during these next critical decades in electronics, we must do more than survive. As an industry, we can and must thrive. In this issue, our contributors explore these concepts meant to help you take your business to the next level.
Material Matters
Materials management is nuanced, multifaceted, and requires a holistic systems approach for business success. When building high mix, low volume, and high technology, managing materials and overall cost containment are even greater challenges.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
The Impact of Chip Packaging
February 1, 2023 | Charles E. Bauer, Ph.D., TechLead CorporationEstimated reading time: 1 minute
When talking about chip packaging impacts on substrates and electronic manufacturing services (EMS) providers, the focus mostly lies on large packages and very high I/O, fine pitch components; rightly so in most cases. However, several current packaging trends offer a new path forward to simplification and, thereby, cost reduction in both the printed wiring board (PWB) and EMS supply chains.
A handful of key technologies support these advances. Through silicon vias (TSV), while tracing their origins back to the invention of the transistor and found in a few supercomputers during the 1980s, really came onto the volume manufacturing scene between 2005 and 2010. Since that time, rapid advances in process control and yield led to very high-density memory implementations. TSV now proves a key enabler in the evolution of chiplet architectures.
The second key technology development came in the form of silicon and glass substrate development. Silicon substrates entered the scene in a significant manner during the 1990s but, until recently, proved too expensive for all but the most esoteric applications. The availability of old node fabrication equipment that flooded the market around 2008–10, opened the door to more reasonably priced Si substrate and provided an easy path to the current chiplet architecture, particularly for large IC OEMs. The advent of glass substrates, driven by extensive research at the Georgia Tech Packaging Research Center, now provides very high routing capability comparable with silicon substrates at far lower cost. The compatibility between the coefficient of thermal expansion (CTE) of glass and Si chips makes for highly reliable, multichip assembly either in a chiplet or SiP application.
To read this entire article, which appeared in the January 2023 issue of PCB007 Magazine, click here.
Suggested Items
I-Connect007 Editor's Choice: Five Must-Reads for the Week
09/06/2024 | Nolan Johnson, I-Connect007This week’s Top 5 starts with steps you can take to cultivate a culture of thriving. We also have bullish news from the global semiconductor sector, advice on how to tease out hidden cost drivers during the PCB design cycle, how the Altium-Ansys collaboration will affect design, and Happy Holden’s version of Occam’s Razor—three simple tools to keep your wet processes in line.
Hidden Cost Drivers in PCB Design
09/05/2024 | Cherie Litson, CID+, Litson1 ConsultingI recently taught a CID+ course, and if you’ve ever taken a CID or CID+ course, you know that we discuss cost adders quite a bit. When I asked the class of 15 design engineers their ideas on the biggest cost adders, the first and strongest response: the project manager. Are you surprised by their answer? After over 40 years in the industry, I wasn’t. If you step back and look at the process of product development, you’ll see that many decisions that affect costs down the line really do take root with the project manager.
Calling All California Employers: Harness State Funding for Workforce Training with IPC and ETP
09/05/2024 | IPCIPC, a global industry association dedicated to its member companies' competitive excellence and financial success, announces a pivotal opportunity for California employers under the Employment Training Panel (ETP) program.
Intel, IBM Deliver Enterprise AI in the Cloud
09/03/2024 | IntelIBM and Intel announced a global collaboration to deploy Intel® Gaudi® 3 AI accelerators as a service on IBM Cloud. This offering, which is expected to be available in early 2025, aims to help more cost-effectively scale enterprise AI and drive innovation underpinned with security and resiliency.
Quiet Power: An Evolution in PCB Design Costs
09/04/2024 | Istvan Novak -- Column: Quiet PowerIn this column, I want to cover my experiences, particularly where costs are concerned, with printed circuit boards from the 1960s to the present day. I grew up in an apartment building in downtown Budapest, where I began doing hobby projects building circuits from our kitchen table. Now, I’m lecturing about the most recent advances in signal integrity at Oxford University. We’ve come a long way. Over the decades, new technologies allowed users to have more layers, lower-loss dielectrics, fine-pitch surface connections, blind and buried vias, and HDI and HDI+ board constructions that allow us to design higher-performing systems. I expect this trend to continue.