Flexible Thinking: The Key to a Successful Flex Circuit Design Transfer
Happy’s Tech Talk #29: Bend-to-Install Semi-flex FR-4
iNEMI Call-for-Participation Webinar: PCB Connector Footprint Tolerance Project
May 4, 2023 | iNEMIEstimated reading time: 1 minute
Size reduction coupled with increased bandwidth is driving new and tighter PCB/FPC (flexible printed circuit) design requirements that may exceed the capability of fabrication processes used for previous generations of I/O connector interfaces. In short, connector land pattern tolerances drive process requirements not previously needed. An understanding of complex process interactions is necessary to identify processes to use, conduct risk assessment, and meet product quality requirements.
The purpose of iNEMI’s PCB Connector Footprint Tolerance project is to define methods that enable designers who are creating products with high I/O bandwidth connector footprints to use the collected industry capability and capacity data to determine appropriate mitigation for the required level of quality for a given product. This fast-turnaround project will:
- Provide better understanding of risks associated with high I/O bandwidth connector footprints
- Enable product designers to conduct risk assessments to determine optimum manufacturing processes to enable PCB suppliers to meet product quality requirements
- Reduce product qualification costs and associated time to market
Registration
Join us for our call-for-participation webinar to learn more about this new project. Two sessions are scheduled and are open to industry; advance registration is required, visit iNEMI's website.
Session 1
Tuesday, May 9, 2023
11:00 am. — 12:00 p.m. EDT (US)
5:00-6:00 p.m. CEST (Europe)
Session 2
Wednesday, May 10, 2023
7:00-8:00 a.m. CST (China)
7:00-8:00 p.m. EDT (US) on May 9
Share on:
Suggested Items
NXP Unveils Third-Generation Imaging Radar Processors for Level 2+ to 4 Autonomous Driving
05/09/2025 | NXP SemiconductorNXP Semiconductors N.V. unveiled its new S32R47 imaging radar processors in 16 nm FinFET technology, building on NXP’s proven expertise in the imaging radar space.
Scanfil Boosts Investment in Electronics Manufacturing in the US
05/08/2025 | BUSINESS WIREScanfil is investing in a second electronics manufacturing line in Atlanta, Georgia, USA. The demand for manufacturing electronics in the USA has increased over the past two years and is expected to continue growing.
ZESTRON Announces New Reliability and Solutions Service for Risk Assessment & Mitigation of Electronic Assemblies
05/06/2025 | ZESTRONZESTRON, the leading global provider of high-precision cleaning products, services, and training solutions, is thrilled to introduce its new Reliability and Solutions (R&S) service.
Trouble in Your Tank: Causes of Plating Voids, Pre-electroless Copper
05/09/2025 | Michael Carano -- Column: Trouble in Your TankIn the business of printed circuit fabrication, yield-reducing and costly defects can easily catch even the most seasoned engineers and production personnel off guard. In this month’s column, I’ll investigate copper plating voids with their genesis in the pre-plating process steps.
Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
05/07/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn electronic assemblies, the integrity of connections between components is paramount for ensuring reliability and performance. Gold embrittlement and dissolution are two critical phenomena that can compromise this integrity. Gold embrittlement occurs when gold diffuses into solder joints or alloys, resulting in mechanical brittleness and an increased susceptibility to cracking. Conversely, gold dissolution involves the melting away of gold into solder or metal matrices, potentially altering the electrical and mechanical properties of the joint.