Engineers Demo First Processor that Uses Light for Ultrafast Communications
December 28, 2015 | University of California - BerkeleyEstimated reading time: 5 minutes
Engineers have successfully married electrons and photons within a single-chip microprocessor, a landmark development that opens the door to ultrafast, low-power data crunching.
The researchers packed two processor cores with more than 70 million transistors and 850 photonic components onto a 3-by-6-millimeter chip. They fabricated the microprocessor in a foundry that mass-produces high-performance computer chips, proving that their design can be easily and quickly scaled up for commercial production.
The new chip, described in a paper to be published Dec. 24 in the print issue of the journal Nature, marks the next step in the evolution of fiber optic communication technology by integrating into a microprocessor the photonic interconnects, or inputs and outputs (I/O), needed to talk to other chips.
"This is a milestone. It's the first processor that can use light to communicate with the external world," said Vladimir Stojanović, an associate professor of electrical engineering and computer sciences at the University of California, Berkeley, who led the development of the chip. "No other processor has the photonic I/O in the chip."
Stojanović and fellow UC Berkeley professor Krste Asanović teamed up with Rajeev Ram at the Massachusetts Institute of Technology and Milos Popović at the University of Colorado, Boulder, to develop the new microprocessor.
"This is the first time we've put a system together at such scale, and have it actually do something useful, like run a program," said Asanović, who helped develop the free and open architecture called RISC-V (reduced instruction set computer), used by the processor.
Page 1 of 3
Suggested Items
Dana on Data: Simplify PCB Documentation
11/28/2023 | Dana Korf -- Column: Dana on DataNovember’s issue of Design007 Magazine had an excellent theme that evolved around design simplification. There were exceptionally good articles about how to reduce over-constrained or needlessly complex designs. One significant time-consuming category is the creation of many design files and drawings which lead to lengthy creation and interpretation time along with the considerable time to resolve conflicting or erroneous information.
Intel Granulate Optimizes Databricks Data Management Operations
11/27/2023 | IntelIntel Granulate, Intel’s flagship software performance offering, announced a new collaboration with Databricks to merge Intel Granulate’s autonomous, continuous optimization solutions with Databricks’ robust Data Intelligence Platform under the Databricks Partner Program.
Registration: From Raw Data to Intelligent Manufacturing
11/27/2023 | Andrew Kelley, XACTPCB LTDWhile previous industrial revolutions have introduced factories, mass production, and computer-controlled systems, the advent of Industry 4.0 and the concept of the Smart factory have ushered in a new era in PCB manufacturing. For the PCB industry it is a very ambitious and aspirational objective to evolve from disconnected processes to an integrated system with automated data capture, real-time data analysis, process visualization, autonomous control, and self-correcting processes.
iNEMI Packaging Tech Topic Series Webinar: LSI/PKG/PCB Co-Design
11/21/2023 | iNEMIiNEMI Packaging Tech Topic Series Webinar, LSI/PKG/PCB Co-Design to Support 3D-IC/Chiplet Design will be held on November 28, 2023, by guest speaker Kazunari Koga, Zuken Inc.
Beyond Design: Just a Matter of Time
11/21/2023 | Barry Olney -- Column: Beyond DesignElectromagnetic energy propagates at about half the speed of light within the dielectric of a multilayer PCB. This speed is inversely proportional to the square root of the dielectric constant (Dk) of the material. The lower the Dk, the faster the propagation of the wave. In the past, we ignored the board-level delay as it was relatively instantaneous compared to the slow rise time of the signal waveform. But now that we have entered the realm of Gigabit/s design, an unaccounted 10 ps of delay can mean the difference between success and absolute failure of a high-speed design. Also, the trend is toward lower core voltages, which conserves power. However, reducing the core voltage also reduces the noise margin and impacts the system timing budget.