Raytheon's Development and Testing on Track for DDG 51 Flight III
January 18, 2016 | Raytheon CompanyEstimated reading time: 2 minutes
Raytheon Company announced its AN/SPY-6(V) Air and Missile Defense Radar (AMDR)team has completed the first full radar array, fully populated with component Line Replaceable Units (LRUs), including more than 5,000 Transmit/Receive elements, in 140 days. In less than two years, the radar has been designed, built and transitioned to test; the Engineering and Manufacturing Development (EMD) phase of the program is now more than 66 percent complete. The program remains on track to begin production and deliver on time to the FY16 authorized DDG 51 Flight III destroyer.
"As each milestone is completed, development of the SPY-6 radar progresses on schedule," said U.S. Navy Captain Seiko Okano, major program manager, Above Water Sensors (IWS 2.0). "With this array, now built and operational in the Near Field Range, we're proceeding to plan and commencing full-scale integration and test of AMDR's unprecedented capability."
Subcontractor Major Tool and Machine delivered the array structure to Raytheon's Near Field Range on July 29; and Raytheon installed all passive RF components before September 1. The first Radar Modular Assembly (RMA) was powered up in October and testing began. All RMA chassis were installed by October 16, complete with cooling, power, fiber-optic control and data interfaces. In 79 days the array infrastructure was complete – verification of the simplicity of the AMDR array design. Population of the array with Transmit Receive Integrated Multi-channel Modules and Distributed Receiver/Exciter LRUs completed on December 16.
These recent achievements are among the many successes and milestones realized to date, including:
- Nine of nine major program milestones completed on schedule, including hardware and software Critical Design Reviews and the Development Test Event 2 (DT-2) Readiness Review
- Transition to DT-2 - currently in process, culminating in 2016 with verification of hardware level specifications to requirements and shipment of the array to the Pacific Missile Range Facility in Hawaii for system validation testing (DT-3)
- Completed Build 2 software early, with all planned functionality (30 capabilities), formally qualified in July 2016; Build 3 is more than 75% percent complete
- 95% of EMD hardware production is complete; awaiting final power systems delivery in early 2016
Page 1 of 2
Suggested Items
Zero Defects International to Exhibit at Utah Expo and Tech Forum
09/04/2024 | Zero Defects InternationalZero Defects International [ZDI] has announced their participation as an exhibitor at the SMTA Utah Expo and Tech Forum. It will be held at the Salt Lake City Marriott University Park.
Takaya Exhibiting Flying Probe Test Technology at SMTAI 2024
08/29/2024 | TakayaTEXMAC, the exclusive authorized distributor of Takaya flying probe test systems in North and South America, will be exhibiting highlights of its advanced technology at SMTA International, October 20 - 24, 2024, at the Donald E. Stephens Convention Center in Rosemont, Illinois USA.
Saki to Showcase Cutting-Edge Total Inspection Line Solutions at Productronica India 2024
08/28/2024 | Saki CorporationSaki Corporation, an innovator in the field of automated optical and X-ray inspection equipment, is pleased to announce its participation at productronica India 2024, one of the premier trade events for the electronics manufacturing industry in the region.
Asymmetric Hybrid Printed Circuit Board Design: Warpage Considerations
08/27/2024 | Kaspar Tsang, Gause Hu, Jimmy Hsu, Aje Chang, Alan Sun, Brian Ho, Ryan Chang, and Thonas SuThe printed circuit board (PCB) accounts for a significant portion of the PCBA’s (printed circuit board assembly) BOM (bill of material) cost. Designs with hybrid PCB stackup are adopted to reduce the cost of the PCB by using less expensive laminate materials in layers that do not have routings for high-speed signals (e.g., power and ground layers). The conventional hybrid PCB stackup design is symmetrical in the middle. This engineering technique has been employed in the data center industry for quite some time. To extend the idea and optimize the purpose of hybrid PCB stackup design, the feasibility of an asymmetric hybrid stackup is currently being studied.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
08/16/2024 | Nolan Johnson, I-Connect007People are on the move, new books are being released, and a new PCB manufacturer is making waves. This week, I'm highlighting the latest ASC/Sunstone book on DFM essentials, our 40th book in the I-Connect007 library and a must-read whether you're a new or seasoned member of industry. I'm also including leadership news from NextFlex, a discussion on integrated passives from Joe Fjelstad, and a new processor chip from Intel meant specifically for automotive applications.