-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
ICD Adds Termination Planner to Stackup Software
November 2, 2016 | ICDEstimated reading time: 1 minute
In-Circuit Design Pty Ltd (ICD), Australia, developer of the iCD Stackup and PDN Planner software, has released a new Termination Planner feature for its Stackup software.
The key pillars of high-speed design stability are stackup impedance, PDN impedance, and matched impedance. ICD currently has the first two issues covered with the Stackup and PDN Planner software. And now, the Termination Planner feature has also been introduced to complement the existing software.
“For perfect transfer of energy and to benefit from the highest possible bandwidth, the impedance of the driver must match the impedance of the transmission line and be constant along its entire length,” said CEO Barry Olney. “Unfortunately, using mainstream PCB layout software, one really has no idea what the driver impedance is, let alone the capability to match the driver to the unknown impedance of the transmission line.”
The ICD Termination Planner addresses this issue. Firstly, the attributes required to determine the source impedance of the driver, are extracted from an IBIS model IV curves. Then the required series termination resistance is calculated, based on a distributed system, to match the transmission line for the selected layer in the iCD Stackup Planner. If the IBIS model is not available (or produces an error) the user may use Generic models to calculate an approximate series termination. Generic models include: typical DDRx, Display Port, ECL, HDMI, LVCMOS and LVTTL gates, Mini-LVDS, NAND Flash, PCI, SDRAM, HSTL and SSTL models.
The number of loads on the transmission line also has an affect on the required value of series termination; as the IC input inductance and capacitance tend to roll-off the signal rise time. This can be adjusted from 1 – 6 loads and automatically compensated for in the calculation.
This new feature will be delivered to current ICD support customers as part of an interim upgrade and will be also made available as part of a new Stackup Planner acquisition.
A quick demonstration of the new ICD Termination Planner can be viewed here.
About In-Circuit Design Pty Ltd
In-Circuit Design Pty Ltd, based in Australia, developer of the ICD Stackup and PDN Planner software, is a PCB design service bureau and specialist in board level simulation. For further information or to download a free evaluation of the software, please visit www.icd.com.au
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/03/2024 | Nolan Johnson, I-Connect007This week’s most important news is strategic—and telling. When one puts together the IPC industry reports, we simply have to include the recent conversation with Shawn DuBravac and Tom Kastner. On the design side, check out the latest “On The Line With…” podcast featuring Brad Griffin from Cadence Design Systems, discussing SI and PI in the realm of intelligent system design.
Synopsys, Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU
05/03/2024 | PRNewswireSynopsys, Inc. announced that Samsung Electronics has achieved successful production tapeout for its high-performance mobile SoC design, including flagship CPUs and GPUs, with 300MHz higher performance using Synopsys.ai™ full stack AI-driven EDA suite and a broad portfolio of Synopsys IP on Samsung Foundry's latest Gate-All-Around (GAA) process technologies.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/03/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Real Time with… IPC APEX EXPO 2024: Software Solutions for Circuit Board Challenges
05/03/2024 | Real Time with...IPC APEX EXPONolan Johnson speaks with Will Webb from Aster Technologies about their software solutions for design teams, manufacturing, test engineers, and process engineers. Aster's software addresses the increasing complexities of circuit boards and the need for alternative testing methods.
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.