-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueComing to Terms With AI
In this issue, we examine the profound effect artificial intelligence and machine learning are having on manufacturing and business processes. We follow technology, innovation, and money as automation becomes the new key indicator of growth in our industry.
Box Build
One trend is to add box build and final assembly to your product offering. In this issue, we explore the opportunities and risks of adding system assembly to your service portfolio.
IPC APEX EXPO 2024 Pre-show
This month’s issue devotes its pages to a comprehensive preview of the IPC APEX EXPO 2024 event. Whether your role is technical or business, if you're new-to-the-industry or seasoned veteran, you'll find value throughout this program.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
3D Packaging and Fan-Out Wafer-Level Packaging (FOWLP)
December 5, 2016 | John H. Lau, ASMEstimated reading time: 1 minute
Apple has been shipping their iPhone 7/7+ with their A10 application processor (AP) packaged by TSMC’s InFO (integrated fan-out) wafer-level packaging technology (or simply FOWLP) since September 2016. This is very significant, since Apple and TSMC are the “sheep leaders”. Once they used it, then many others will follow. Also, this means that FOWLP is not just only for packaging baseband, RF transceiver, PMIC (power management IC), audio codec, etc., it can also be used for packaging large (125mm2) SoCs (system-in-chips) and high-performance chips such as APs.
As a matter of fact, a long list of companies such as Apple, MetiaTek, HiSilicon, and Qualcomm are queuing for TSMC’s 10nm/7nm process technology and their fan-out packaging technology. Other companies such as Samsung are also working on fan-out technology for their and others' APs.
STATSChipPAC has been shipping more than 2-billion of FOWLP. ASE will be in volume (20,000 wafers per month) production of FOWLP by the end of 2016 SPIL will start volume production early 2017. PowerTech will start their panel-level fan-out packaging in Q2 2017.
With the popularity of SiPs (system-in-packages), fan-out (which can handle multiple dies) will be used more because the fan-in WLCSP (wafer-level chip scale package) can only handle single die.
In general, fan-out technology eliminates the wafer bumping, fluxing, flip chip assembly, cleaning, underfill dispensing and curing, and package substrate. Eventually, it will lead to a lower cost and profile packaging technology.
Recent advances in 3D IC integration (Hynix/Samsung’s HBM for AMD/NVIDIA’s GPU and Micron’s HMC for Intel’s Knights Landing CPU), 2.5D IC Integration (TSV-less interconnects and interposers), embedded 3D hybrid integration (of VCSEL, driver, serializer, polymer waveguide, etc.), and 3D MEMS/IC integration have been making impacts on the semiconductor advanced packaging.
On Monday, February 13, 2017, from 2:00 to 5:00 pm, I will give a professional development course, "3D Packaging and Fan-Out Wafer-Level Packaging" at IPC APEX EXPO to be held at the San Diego Conference Center. Topics include fan-out wafer/panel-level packaging; fan-out wafer/panel-level packaging formations; patents impacting the semiconductor packaging; RDL fabrications; 3D IC integration with TSVs; as well as semiconductor packaging trends, to name a few.
Suggested Items
Industrial PC Market Size to Record $1.75 Billion Growth from 2023-2027
05/03/2024 | PRNewswireThe global industrial pc market size is estimated to grow by USD 1.75 billion from 2023 to 2027, according to Technavio. This growth is expected to occur at a Compound Annual Growth Rate (CAGR) of almost 6.29% during the forecast period.
Real Time with… IPC APEX EXPO 2024: Direct Imaging Equipment and Quad-wave DLP Light Engine Technology
05/03/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and MivaTek's Brendan Hogan delve into the company's innovative technologies, including direct imaging equipment and quad-wave DLP light engine technology. They highlight the benefits of direct imaging, compensation, and DART technology.
LQDX Divests Aluminum Soldering Business - Mina™ - to Taiyo America Inc.
05/02/2024 | PRNewswireLQDX, formerly known as Averatek Corp., developer of high-performance materials for advanced semiconductor manufacturing, today announced that it has divested its aluminum soldering business – known as MinaTM – to Taiyo America Inc., a global market leader in advanced electronic materials.
IDTechEx Report on Quantum Technology: Nano-scale Physics for Massive Market Impact
04/30/2024 | PRNewswireThe quantum technology market leverages nano-scale physics to create revolutionary new devices for computing, sensing, and communications. Across the industry, quantum technology offers a paradigm shift in performance compared with incumbent solutions.
Guerrilla RF Completes Strategic Acquisition of GaN Device Portfolio from Gallium Semiconductor
04/29/2024 | BUSINESS WIREGuerrilla RF, Inc. has finalized the acquisition of Gallium Semiconductor's entire portfolio of GaN power amplifiers and front-end modules. Effective April 26th, 2024, GUER acquired all previously released components as well as new cores under development at Gallium Semiconductor.