-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Robert Hanson to Present at Cascade DC Chapter Meeting Sept. 18
September 12, 2019 | IPC Designers CouncilEstimated reading time: 1 minute
Be sure to sign up for the upcoming IPC Designers Council Cascade Chapter seminar on September 18, 2019 at Lake Washington Institute of Technology. Americom Seminars President Robert Hanson, a veteran high-speed design instructor, will present "Differential Signaling: Tradeoffs for Optimization of Signal Quality and Routing.” This evening event is free and dinner will be provided, courtesy of Cadence Design Systems. Don't miss out on this great educational opportunity to advance your knowledge and design skills.
During this seminar, attendees will learn about the attributes of loosely/tightly coupled differential pairs, as well as definitions and examples of differential-mode and common-mode voltage, current and differential impedance, both odd and even modes. The advantages and disadvantages of edge (side-by-side), broadside (dual), asymmetric and microstrip differentials will also be discussed.
Pertinent topics regarding reflections and crosstalk in differentials will be included. Metastability, clock skew, driver skew, bit pattern sensitivity, ISI, skin effect, dielectric constant, jitter, BER, and the eye diagram are part of the session. Other topics that will be discussed include matching electrical lengths, differential unbalance, controlling Zo, differential/common mode radiation, transversing connectors, and other signal quality issues and design guides.
Attendees will learn:
- All voltage, impedance, and current definitions for differential signaling.
- Comparison of edge, broadside, asymmetric, and microstrip differential layouts and effectiveness in controlling crosstalk and radiated emissions.
- How to overcome differential unbalance.
- How to control Zo when switching from loosely coupled to tightly coupled (and vice versa) differential layouts.
- The major drawback when using broadside differentials.
- Why differential signaling is essential for long haul, high-speed transmission lines.
To sign up, please go to our website: http://cascade-ipcdc.org
Meeting Agenda
5:45 pm to 6:00 pm: Dinner is served
6:00 pm to 8:30 pm: Presentation
8:30 pm to 8:40 pm: Q&A
8:40 pm to 8:45 pm: Door prize drawings
Next Chapter meeting: December 4, 2019
Tim Mullin, President
IPC Designers Council - Cascade Chapter
http://cascade-ipcdc.org
Cell: (253) 229-6914
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/03/2024 | Nolan Johnson, I-Connect007This week’s most important news is strategic—and telling. When one puts together the IPC industry reports, we simply have to include the recent conversation with Shawn DuBravac and Tom Kastner. On the design side, check out the latest “On The Line With…” podcast featuring Brad Griffin from Cadence Design Systems, discussing SI and PI in the realm of intelligent system design.
Synopsys, Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU
05/03/2024 | PRNewswireSynopsys, Inc. announced that Samsung Electronics has achieved successful production tapeout for its high-performance mobile SoC design, including flagship CPUs and GPUs, with 300MHz higher performance using Synopsys.ai™ full stack AI-driven EDA suite and a broad portfolio of Synopsys IP on Samsung Foundry's latest Gate-All-Around (GAA) process technologies.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/03/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Real Time with… IPC APEX EXPO 2024: Software Solutions for Circuit Board Challenges
05/03/2024 | Real Time with...IPC APEX EXPONolan Johnson speaks with Will Webb from Aster Technologies about their software solutions for design teams, manufacturing, test engineers, and process engineers. Aster's software addresses the increasing complexities of circuit boards and the need for alternative testing methods.
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.