Synopsys Broadens Collaboration with EPFL
July 6, 2020 | PR NewswireEstimated reading time: 1 minute
Synopsys, Inc. announced it has broadened its ongoing academic collaboration by entering into an agreement to license novel digital synthesis technologies from EPFL, the Swiss Federal Institute of Technology in Lausanne, Switzerland.
Over the past two years, Synopsys has been working in partnership with the University of Rochester and Yokohama National University developing a complete digital circuit design flow for Superconducting Electronics (SCE). This work is being conducted under IARPA's SuperTools project, a multi-year research effort that aims to create a SCE circuit design flow by developing a comprehensive set of Electronic Design Automation (EDA), and Technology Computer Aided Design (TCAD) tools to enable the analysis and design of SCE circuits with Very-Large-Scale Integration (VLSI).
EPFL's Integrated Systems Laboratory (LSI) has developed a method that may reduce the power requirement of electronic chips by mapping out their logic flows in a novel way. By deploying a different set of logic functions for the gates on the potentially billions of transistors found in modern electronic circuits, this system may shorten the circuits' calculation steps. This shortening may enable chip designers to make their chips faster or more energy efficient. EPFL's LSI is applying these methods in ongoing research on SCE conducted under NSF's SuperCool project.
Traditionally, four basic logic functions (and-or-not-mux) have been used to realize electronic circuits. But, EPFL's LSI group set out to produce optimized digital circuits by radically changing the software that generates logic diagrams involving majority functions. Initial studies indicated that the new approach could reduce the number of logic steps needed to execute a given task. Later experiments confirmed that these optimizations were able to reduce the number of logic levels by 18% on average. Engineers can exploit the reduction in logic levels to create faster or less power-hungry chips.
The SCE tools will allow engineers to design complex, high-speed digital circuits with much lower power requirements than available in today's semiconductor technologies. Advanced EDA and TCAD tools have been at the center of the semiconductor revolution and made possible the design and manufacture of today's highly sophisticated electronic systems. The SuperTools project endeavors to apply the experiences and learnings from semiconductors to superconducting electronics, offering the possibility of faster circuits with substantially lower power requirements.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.