Siemens Extends Support of Multiple IC Design Solutions for TSMC’s Latest Processes
June 16, 2022 | SiemensEstimated reading time: 2 minutes
At the TSMC 2022 Technology Symposium, Siemens Digital Industries Software announced that its ongoing collaboration with longtime foundry partner TSMC has resulted in new product certifications for several of Siemens’ most advanced toolsets.
Siemens’ Aprisa™ digital implementation solution has been certified by TSMC for its industry-leading N5 and N4 advanced process technologies, paving the way for customers to design projects targeting high-volume applications with the fully certified Aprisa technology that supports all design rules and features of TSMC’s latest advanced technologies. To achieve this certification, the Aprisa solution successfully passed a rigorous process that exercised the full physical implementation flow. The Siemens solution passed all signoff criteria, including DRC, LVS, timing, power and power integrity requirements. The Aprisa solution files for N5 and N4 designs will be available from TSMC upon customer request.
The certifications of Siemens’ Aprisa toolset for TSMC’s N5 and N4 processes represent the latest in a series of milestones reflecting Siemens’ strong investment in its Aprisa digital implementation solution to help designers overcome some of the most daunting challenges in today’s integrated circuit designs.
Other Siemens EDA offerings recently certified for TSMC’s latest processes include the Calibre® nmPlatform tool, Siemens’ industry-leading physical verification solution for IC sign-off, as well as the Analog FastSPICE platform, which provides leading-edge circuit verification for nanometer analog, radio frequency (RF), mixed-signal, memory, and custom digital circuits. Both of these cornerstone Siemens EDA product lines are now certified for TSMC’s advanced N4P and N3E processes. Additionally, as part of the custom design reference flow (CDRF) for TSMC’s N3E process, the Analog FastSPICE platform supports Reliability Aware Simulation, which includes aging, real-time self-heating effect and advanced reliability features.
“In certifying the Aprisa, Calibre and Analog FastSPICE toolsets for the foundry’s latest, most advanced processes, TSMC and Siemens are collaborating to help mutual customers meet aggressive time-to-market metrics, while achieving optimal performance, power and area,” said Joe Sawicki, executive vice president, IC-EDA for Siemens Digital Industries Software. “Once again, the combined expertise of TSMC and Siemens EDA has provided the global IC design community with joint solutions needed for creating and quickly validating innovative ICs targeting multiple high-growth markets and applications.”
Included in the overall certification of the Calibre platform is Siemens’ Calibre® xACT™ software. This software is now certified for TSMC’s N3E/N4P processes, enabling sign-off parasitic extraction capability for high frequency, high-speed digital and other advanced applications that mutual Siemens and TSMC customers target.
“The successful outcomes of TSMC’s recent collaboration with Siemens EDA help our mutual customers with design solutions benefitting from the significant power reduction and performance boosts of TSMC’s most advanced technologies,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “We look forward to continuing our close partnership with Siemens EDA to deliver difference-making technologies that enable our mutual customers to deliver silicon innovations to market more quickly.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.