Challenges of DFM Analysis for Flex and Rigid-Flex Design, Part 3
June 14, 2023 | Mark Gallant, DownStream TechnologiesEstimated reading time: 2 minutes

(Editor’s note: This is the final installment of a three-part series. To read Part 2, click here.)
What a True Rigid-flex DFM Analysis Solution Must Include
DFM analysis tools for the last several decades have focused on a typical rigid PCB or some variant. While many standard DFM constraints are applicable, flex has many unique requirements that cannot be addressed with typical DFM analysis. Flex and rigid-flex DFM must be targeted toward the unique materials and processes used to produce flex and rigid-flex designs.
One such example is board outline vs. layer profile. Some CAD systems do not support boundaries on a per layer basis. For most rigid-flex designs, all that is provided is a cumulative board outline that is the extent of all layer shapes. Without a defined boundary per layer, there may be no prevention of routing traces or placing components outside, or off of, a layer in the CAD system. The CAD DRC may also miss these items because they are within the boundary of the cumulative board outline. Having a DFM tool capable of analyzing each layer against its unique profile can detect when conductors are outside, or off of, their respective layers.
Here is a categorized list of the types of analyses and features a flex or rigid-flex DFM tool should have.
1. Trace fracture
Trace or copper fracture in bend areas. Some examples include presence of trace corners, width transitions, or traces non-perpendicular to the bend axis in a bend area. Also, I-beaming where traces are coincident on adjacent flexible layers.
2. Delamination
Pads or vias in bend areas with improper pad shapes or coverlay exposures. When it is required to have vias or other pads in bend areas, special care must be taken when designing the coverlay to reduce delamination potential. Often in these conditions, the coverlay overlaps the pad area to prevent delamination. In other designs, pads are adorned with tabs to extend under the coverlay.
3. Tearing
The absence of tear stops on slits or inside corners. Copper segments, arcs, circles, or other shapes are added to prevent tear around slits or inside corners.
4. Squeeze out
Epoxy leakage onto adjacent copper or other layer surfaces. In order to prevent epoxy squeeze out, a perimeter air gap or fence must be present around adjacent layer content. For example, a larger annular ring may be required on the epoxy layer than its corresponding coverlay annular ring. This prevents epoxy from squeezing out onto adjacent copper or traces.
5. Button plating
Absence of exposures in coverlay for vias. The most common method of plating vias in a bend area is button plating. This requires vias to be plated have an exposure on their adjacent coverlay. Absence of an exposure on the coverlay would prevent plating.
To read this entire article, which appeared in the June 2023 issue of Design007 Magazine, click here.
Suggested Items
Elephantech: For a Greener Tomorrow
04/16/2025 | Marcy LaRont, PCB007 MagazineNobuhiko Okamoto is the global sales and marketing manager for Elephantech Inc., a Japanese startup with a vision to make electronics more sustainable. The company is developing a metal inkjet technology that can print directly on the substrate and then give it a copper thickness by plating. In this interview, he discusses this novel technology's environmental advantages, as well as its potential benefits for the PCB manufacturing and semiconductor packaging segments.
Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
04/15/2025 | Michael Carano -- Column: Trouble in Your TankThere are numerous factors at play in the science of electroplating or, as most often called, electrolytic plating. One critical element is the use of organic addition agents and their role in copper plating. The function and use of these chemical compounds will be explored in more detail.
IDTechEx Highlights Recyclable Materials for PCBs
04/10/2025 | IDTechExConventional printed circuit board (PCB) manufacturing is wasteful, harmful to the environment and energy intensive. This can be mitigated by the implementation of new recyclable materials and technologies, which have the potential to revolutionize electronics manufacturing.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.
Real Time with... IPC APEX EXPO 2025: Tariffs and Supply Chains in U.S. Electronics Manufacturing
04/01/2025 | Real Time with...IPC APEX EXPOChris Mitchell, VP of Global Government Relations for IPC, discusses IPC's concerns about tariffs on copper and their impact on U.S. electronics manufacturing. He emphasizes the complexity of supply chains and the need for policymakers to understand their effects.