Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process Technologies
September 26, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced the expansion of its node-to-node design migration flow based on the Cadence® Virtuoso® Studio, which is compatible with all TSMC advanced nodes, including the latest N3E and N2 process technologies. This generative design migration flow was developed by Cadence and TSMC to provide joint customers with a simplified and automated approach to migrating custom and analog IC designs among TSMC’s advanced process technologies. Customers already using the flow have successfully reduced migration time by up to 3X when compared with manual migration.
Virtuoso Studio facilitates the migration of schematic cells, parameters, pins and wiring from one TSMC process node to another. The Virtuoso ADE Suite’s simulation and circuit optimization environment then tunes and optimizes the new schematic to ensure the design achieves all required specifications and measurements. Cadence and TSMC customers can then automatically recognize and extract groups of devices in an existing layout, and apply them to similar groups in the new layout, using Virtuoso Layout Suite’s generative design technology.
This flow allows customers to migrate a wide range of analog designs on TSMC process technologies. TSMC process nodes supported by this flow include:
- N40 to N22
- N22 to N12
- N12 to N6
- N6 to N4
- N5 to N3E
- N4/N5 to N3E
- N3E to N2
“Many TSMC customers are looking to migrate legacy designs to TSMC advanced processes to take full advantage of the higher performance and lower power benefits that TSMC provides,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “We have worked closely with Cadence to offer our mutual customers the ability to easily migrate their valuable custom IP. These enhanced PDKs and methodologies simplify and accelerate the design migration process and speed time to market.”
“Through the expansion of our collaboration with TSMC on custom/analog process migration, our joint customers benefit from our generative technologies that make custom/analog migration simpler and less time-consuming,” said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “Using our new Virtuoso Studio, we’ve developed an advanced migration flow to help our mutual customers be more productive and meet stringent time-to-market goals.”
Cadence Virtuoso Studio supports the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
TSMC and South Korean Rivals Lose U.S. Fast-Track Export Privileges for China
09/03/2025 | I-Connect007 Editorial TeamWashington has revoked Taiwan Semiconductor Manufacturing Co.’s (TSMC) special fast-track status for U.S. chip-making equipment exports to its Nanjing, China, plant, Reuters reported on Sept. 2. The move comes days after similar actions against South Korean chip makers Samsung Electronics and SK Hynix.
2Q25 Foundry Revenue Surges 14.6% to Record High, TSMC’s Market Share Hits 70%
09/01/2025 | TrendForceTrendForce’s latest investigations reveal that global foundry revenue in 2Q25 reached a record US$41.7 billion, up 14.6% QoQ, thanks to China’s consumer subsidy program spurring early stocking, along with upcoming demand for new smartphones, notebooks/PCs, and servers launching in the second half of the year.
TSMC’s Dr. C.C. Wei and Dr. Mark Liu to Receive SIA’s Highest Honor
07/28/2025 | SIAThe Semiconductor Industry Association (SIA) announced Dr. C.C. Wei, TSMC’s Chairman and CEO, and Dr. Mark Liu, TSMC’s Former Chairman and Former President & Co-CEO, have been selected as the 2025 co-recipients of our industry’s highest honor, the Robert N. Noyce Award.
TSMC Reports Q2 EPS of NT$15.36
07/23/2025 | TSMCTSMC announced consolidated revenue of NT$933.79 billion, net income of NT$398.27 billion, and diluted earnings per share of NT$15.36 (US$2.47 per ADR unit) for the second quarter ended June 30, 2025.
'TSMC-UTokyo Lab' Launched to Promote Advanced Semiconductor Research, Education and Talent Incubation
06/12/2025 | TSMCThe University of Tokyo (UTokyo) and TSMC announced the opening of the “TSMC-UTokyo Lab”, dedicated to advancing semiconductor research, education and talent incubation.