Cadence Joins Arm Total Design to Accelerate Development of Arm-Based Custom SoCs
October 18, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced it has joined Arm® Total Design, aimed at supporting and accelerating the development of highly differentiated custom SoCs based on Arm Neoverse™ Compute Subsystems (CSS). As part of this collaboration, Arm and Cadence customers can accelerate their SoC design process through access to Cadence’s full-flow system-level design verification and implementation solutions.
Neoverse CSS delivers world-class performance for the latest Arm CPUs and system IP on leading-edge technology. Cadence joining Arm Total Design will help mutual customers create differentiated products on a verified, customizable subsystem while reducing development costs, minimizing risk, and shortening the time-to-market for designs. The Cadence full-flow digital design, verification, and design IP solutions are validated for Arm Neoverse CSS, including the Cadence® Joint Enterprise Data and AI (JedAI) platform and generative AI-based solutions, which includes the Cadence Cerebrus™ Intelligent Chip Explorer and Verisium™ AI-Driven Verification Platform. Additionally, mutual customers will have access to turnkey Cadence Design Services to take Arm-based systems from concept to tapeout, helping achieve first-pass silicon success.
“Arm Total Design brings together critical expertise for empowering the industry to rapidly innovate on Neoverse CSS while taking advantage of the vast software ecosystem built around Arm,” said Mohamed Awad, senior vice president and general manager, Infrastructure Line of Business at Arm. “Cadence is bringing their expertise in system verification and digital implementation to Arm Total Design, enabling our joint customers with seamless support for advanced tools and flows, and streamlining custom silicon design on Arm.”
“Arm Neoverse CSS simplifies customers’ path to high-performance silicon by providing a complete compute subsystem that is drop-in ready for today’s high-performance system demands,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. Cadence. “Cadence is happy to be part of Arm Total Design and help our mutual customers access solutions based on Neoverse CSS that will help them design differentiated products while lowering overall cost and shortening time-to-market.”
Cadence offers the broadest suite of generative AI solutions for chip to system design, built on the JedAI Platform and including the Cadence Cerebrus Intelligent Chip Explorer, Allegro® X AI Technology, Optimality™ Intelligent System Explorer, Verisium AI-Driven Verification Platform, and Virtuoso® Studio.
Suggested Items
Indium Corporation to Showcase HIA Materials at ECTC
05/07/2024 | Indium CorporationAs an industry leader in innovative materials solutions for semiconductor packaging and assembly, Indium Corporation® will feature its advanced products designed to meet the evolving challenges of heterogeneous integration and assembly (HIA) and fine-pitch system-in-package (SiP) applications at the 74th Electronic Components and Technology Conference (ECTC), May 28‒31, in Denver, Colorado.
Siemens Delivers New Solido IP Validation Suite
05/07/2024 | SiemensSiemens Digital Industries Software introduced Solido™ IP Validation Suite software, a comprehensive, automated signoff solution for quality assurance across all design intellectual property (IP) types, including standard cells, memories and IP blocks.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/07/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Happy’s Tech Talk #28: The Power Mesh Architecture for PCBs
05/07/2024 | Happy Holden -- Column: Happy’s Tech TalkA significant decrease in HDI substrate production cost can be achieved by reducing the number of substrate layers from conventional through-hole multilayers and microvia multilayers of eight, 10, 12 (and more), down to four. Besides reducing direct processing steps, yield will increase as defect producing operations are eliminated.
Hirose Launches Solution Partner Network to Address Changing Design Challenges
05/06/2024 | HiroseHirose, a leader in the design and manufacturing of innovative connector solutions, has established a Solution Partner Network that enables OEMs to quickly explore product design, specialty IP, and component fulfillment options that best suit their needs.