SMTA Announces Wafer-Level Packaging Symposium Program
January 8, 2025 | SMTAEstimated reading time: 1 minute
The SMTA is excited to announce the technical program for the 2025 Wafer-Level Packaging Symposium. The symposium will be held February 18-20, 2025 at The Hyatt Regency San Francisco Airport in San Francisco, California.
The technical program features a special keynote presentation. On Wednesday, February 19, 2025, Eric Breckenfeld, Nvidia, and Erik Hadland, Semiconductor Industry Association, will co-present, “The CHIPS and Science Act: Past, Present and Future of U.S. Microelectronics R&D.”
Technical sessions include over 20 expert speakers who delve into wafer-level packaging advances, assembly/integration process, novel interconnect & packaging process and materials, substrate/integration platform, test & metrology, fan-out wafer-level packaging, and more. The program features presentations from leading companies including adeia, Nvidia, NHanced Semiconductors, Semiconductor Industry Association, and universities such as Hanyang University, Yokohama National University, and more.
The symposium kicks off with two professional development courses on Tuesday, February 18, 2025. The first course, “Materials for Semiconductor Packaging,” will be instructed by Terry Alford, Arizona State University. Gamal Refai Ahmed, Ph.D., AMD, will instruct the second course, “Current & Future Challenges and Solutions in AI & HPC System & Thermal Management.” Access to these courses is included in standard registration.
Registration for this event is open. Click here to register. Discounted rates are available by registering on or before January 27, 2025. All presentations, professional development courses and events open to attendees are included in registration.
Suggested Items
KONIG Launches KP400: Advanced 3D Digital Conformal Coating System for High-Density Electronics
07/15/2025 | KONIGKONIG, a leader in electronic packaging protection solutions, is proud to announce the launch of the KP400 3D Digital Packaging Solution—a breakthrough conformal coating system that brings new levels of precision, speed, and material efficiency to electronics manufacturing.
Electronics Manufacturing & Assembly Collaborative (EMAC) Announces Innovative Student Competition
07/15/2025 | EMACThe Electronics Manufacturing & Assembly Collaborative (EMAC) recently announced the launch of the Bright Manufacturing Challenge 2025, a revolutionary hands-on competition that transforms how students experience electronics manufacturing and robotics engineering.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/11/2025 | Andy Shaughnessy, Design007 MagazineThis week, we have quite a variety of news items and articles for you. News continues to stream out of Washington, D.C., with tariffs rearing their controversial head again. Because these tariffs are targeted at overseas copper manufacturers, this news has a direct effect on our industry.I-Connect007 Editor’s Choice: Five Must-Reads for the Week
Infineon Advances on 300-millimeter GaN Manufacturing Roadmap as Leading Integrated Device Manufacturer (IDM)
07/10/2025 | InfineonAs the demand for gallium nitride (GaN) semiconductors continues to grow, Infineon Technologies AG is poised to capitalize on this trend and solidify its position as a leading Integrated Device Manufacturer (IDM) in the GaN market.
The Global Electronics Association Releases IPC-8911: First-Ever Conductive Yarn Standard for E-Textile Application
07/02/2025 | Global Electronics AssociationThe Global Electronics Association announces the release of IPC-8911, Requirements for Conductive Yarns for E-Textiles Applications. This first-of-its-kind global standard establishes a clear framework for classifying, designating, and qualifying conductive yarns—helping to address longstanding challenges in supply chain communication, product testing, and material selection within the growing e-textiles industry.