-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Growing Industry
In this issue of PCB007 Magazine, we talk with leading economic experts, advocacy specialists in Washington, D.C., and PCB company leadership to get a well-rounded picture of what’s happening in the industry today. Don’t miss it.
The Sustainability Issue
Sustainability is one of the most widely used terms in business today, especially for electronics and manufacturing but what does it mean to you? We explore the environmental, business, and economic impacts.
The Fabricator’s Guide to IPC APEX EXPO
This issue previews many of the important events taking place at this year's show and highlights some changes and opportunities. So, buckle up. We are counting down to IPC APEX EXPO 2024.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
Optimization of Acid Copper Electrodeposition Processes for High-Throwing Power DC Plating
June 2, 2015 | Michael Carano, RBP Chemical TechnologyEstimated reading time: 1 minute
Perhaps one of the three most fundamental aspects of printed circuit fabrication is the metallization and electroplating of throughhole vias and blind via interconnections. Ideally, one should also include fine-line imaging of increasingly smaller feature sizes and via formation, whether by mechanical or laser methods.
Indeed, the foundation of technology roadmaps should, at the very least, encompass a discussion of line widths and spaces, PTH and blind via aspect ratios, and a metric that defines acceptability of plating uniformity and throwing power. These same parameters have been used for nearly four decades to quickly quantify the capability of a fabricator to profitably produce traditional boards. The ability to image conductor lines, and perhaps even more important, the insulating airspace between them, is considered a key characteristic. With surface mount components, a dramatic decrease in plated via hole diameter requirements occurred, and as a result, via holes have become simple vertical interconnections. Now, under competition from laser drilling, both drill bit and machine technology have driven mechanical holes capability much smaller.
In the most recent release of the IPC Technology Roadmap, PTH and blind via diameters and aspect ratios have been defined as to the technology sector where the boards are used. In order to provide a list of key attributes (layer counts, board thickness, number and diameters of vias, etc.) for the PCB, emulators are employed. Emulators (synthetic) are representations of a category of product, combining the attributes common to the type to avoid concerns about disclosure of specific company-proprietary designs. Technologists from around the world were asked to provide their respective view of the PCB technology required for the emulator. This exercise is critical in developing and understanding roadmaps.
Editor's Note: This article originally appeared in the May 2015 issue of The PCB Magazine.
Suggested Items
NextFlex Convenes the Hybrid Electronics Community at Binghamton University
05/01/2024 | NextFlexBinghamton University hosted the NextFlex hybrid electronics community on April 18 for a day of expert presentations, breakout sessions on technology and manufacturing topics, and networking.
IDTechEx Report on Quantum Technology: Nano-scale Physics for Massive Market Impact
04/30/2024 | PRNewswireThe quantum technology market leverages nano-scale physics to create revolutionary new devices for computing, sensing, and communications. Across the industry, quantum technology offers a paradigm shift in performance compared with incumbent solutions.
TSMC Certifies Ansys Multiphysics Platforms, Enabling Next-Gen AI and HPC Chips
04/30/2024 | PRNewswireAnsys announced the certification of its power integrity platforms for TSMC's N2 technology full production release. Both Ansys RedHawk-SC and Ansys Totem are certified for power integrity signoff on the N2 process, delivering significant speed and power advantages for high performance computing, mobile chips, and 3D-IC designs.
Koh Young Extends Invitation to the 2024 IEEE Electronic Components and Technology Conference
04/30/2024 | Koh YoungKoh Young, the industry leader in True3D measurement-based inspection solutions, invites you to join us at the at the 2024 IEEE Electronic Components and Technology Conference from May 28-31, 2024, in Denver, Colorado at the Gaylord Rockies Resort & Convention Center.
Samsung Electronics Begins Industry’s First Mass Production of 9th-Gen V-NAND
04/29/2024 | Samsung ElectronicsSamsung Electronics, the world leader in advanced memory technology, today announced that it has begun mass production for its one-terabit (Tb) triple-level cell (TLC) 9th-generation vertical NAND (V-NAND), solidifying its leadership in the NAND flash market.