-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Behind the Scenes: Adcom’s TLA Award-Winning Design
May 18, 2016 | Ruth Kastner, AdcomEstimated reading time: 2 minutes
Many of you are familiar with Mentor Graphics’ Technology Leadership Award program. Adcom’s design team placed first in this year’s TLA program, taking the top spot for the category of “Computers, Blade & Servers, Memory Systems.” This article will focus on the development of that board.
This board, like most PCBs today, is a complex system designed by a multi-disciplinary team of designers, striving to bring an operational product to the market on schedule. In the case reported here, the deadline for a fabricated feasibility board was set to eight months. Within this time frame, the team had to design a product complying with demanding specs, such as the Arria 10 FPGA, PCIe 3.0, Hybrid Memory Cube (HMC) and Avago MicroPOD, as well as complying with IPC class 2 manufacturing standards.
Challenges arrived in many forms. For example, as data transfer rates are continually increasing, PCIe now runs at 8GHz. Also, operating IC voltages are lower and power requirements for various components are higher. More challenges lay in the form of small form factor of ICs and high-speed transceiver protocols. All of this requires advanced PCB fabrication technologies. The design teams need to work in union over a short design-cycle time, and provide early proof of concept. The work flow should incorporate the processes of modeling, optimization and analysis.
The outcome of this process was the delivery of an almost flawless feasibility board on the first shot. There was no need for a second version, thanks to the effort invested in overall simulation at the design and layout phase.
Requirements Implemented in Design Flow
This board was developed as a proof of concept for a very high-density data processing unit using high-speed memories and interfaces. Components included a 20 nm FPGA, advanced memory devices such as DDR4 and HMC transceivers of 15Gbps, 10Gbps and 8Gbps, and power circuits, all connected to a PCIe device. The area provided for the design was 200 mm X 200 mm with PCB thickness limited to 1.6 mm.
The major design challenges that had to be tackled were the 100A current consumption of the FPGA core, the routing of 16 HMC transceivers operating at 15GHz, and the clock tree design for optimal frequency programmability.
The design team included one FPGA designer, one librarian, three PCB designers, two layout designers, and a mechanical designer (outsourced).
To read this entire article, which appeared in the April 2015 issue of The PCB Design Magazine, click here.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/03/2024 | Nolan Johnson, I-Connect007This week’s most important news is strategic—and telling. When one puts together the IPC industry reports, we simply have to include the recent conversation with Shawn DuBravac and Tom Kastner. On the design side, check out the latest “On The Line With…” podcast featuring Brad Griffin from Cadence Design Systems, discussing SI and PI in the realm of intelligent system design.
Synopsys, Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU
05/03/2024 | PRNewswireSynopsys, Inc. announced that Samsung Electronics has achieved successful production tapeout for its high-performance mobile SoC design, including flagship CPUs and GPUs, with 300MHz higher performance using Synopsys.ai™ full stack AI-driven EDA suite and a broad portfolio of Synopsys IP on Samsung Foundry's latest Gate-All-Around (GAA) process technologies.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/03/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Real Time with… IPC APEX EXPO 2024: Software Solutions for Circuit Board Challenges
05/03/2024 | Real Time with...IPC APEX EXPONolan Johnson speaks with Will Webb from Aster Technologies about their software solutions for design teams, manufacturing, test engineers, and process engineers. Aster's software addresses the increasing complexities of circuit boards and the need for alternative testing methods.
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.