-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueDo You Have X-ray Vision?
Has X-ray’s time finally come in electronics manufacturing? Join us in this issue of SMT007 Magazine, where we answer this question and others to bring more efficiency to your bottom line.
IPC APEX EXPO 2025: A Preview
It’s that time again. If you’re going to Anaheim for IPC APEX EXPO 2025, we’ll see you there. In the meantime, consider this issue of SMT007 Magazine to be your golden ticket to planning the show.
Technical Resources
Key industry organizations–all with knowledge sharing as a part of their mission–share their technical repositories in this issue of SMT007 Magazine. Where can you find information critical to your work? Odds are, right here.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
3D Packaging and Fan-Out Wafer-Level Packaging (FOWLP)
December 5, 2016 | John H. Lau, ASMEstimated reading time: 1 minute
Apple has been shipping their iPhone 7/7+ with their A10 application processor (AP) packaged by TSMC’s InFO (integrated fan-out) wafer-level packaging technology (or simply FOWLP) since September 2016. This is very significant, since Apple and TSMC are the “sheep leaders”. Once they used it, then many others will follow. Also, this means that FOWLP is not just only for packaging baseband, RF transceiver, PMIC (power management IC), audio codec, etc., it can also be used for packaging large (125mm2) SoCs (system-in-chips) and high-performance chips such as APs.
As a matter of fact, a long list of companies such as Apple, MetiaTek, HiSilicon, and Qualcomm are queuing for TSMC’s 10nm/7nm process technology and their fan-out packaging technology. Other companies such as Samsung are also working on fan-out technology for their and others' APs.
STATSChipPAC has been shipping more than 2-billion of FOWLP. ASE will be in volume (20,000 wafers per month) production of FOWLP by the end of 2016 SPIL will start volume production early 2017. PowerTech will start their panel-level fan-out packaging in Q2 2017.
With the popularity of SiPs (system-in-packages), fan-out (which can handle multiple dies) will be used more because the fan-in WLCSP (wafer-level chip scale package) can only handle single die.
In general, fan-out technology eliminates the wafer bumping, fluxing, flip chip assembly, cleaning, underfill dispensing and curing, and package substrate. Eventually, it will lead to a lower cost and profile packaging technology.
Recent advances in 3D IC integration (Hynix/Samsung’s HBM for AMD/NVIDIA’s GPU and Micron’s HMC for Intel’s Knights Landing CPU), 2.5D IC Integration (TSV-less interconnects and interposers), embedded 3D hybrid integration (of VCSEL, driver, serializer, polymer waveguide, etc.), and 3D MEMS/IC integration have been making impacts on the semiconductor advanced packaging.
On Monday, February 13, 2017, from 2:00 to 5:00 pm, I will give a professional development course, "3D Packaging and Fan-Out Wafer-Level Packaging" at IPC APEX EXPO to be held at the San Diego Conference Center. Topics include fan-out wafer/panel-level packaging; fan-out wafer/panel-level packaging formations; patents impacting the semiconductor packaging; RDL fabrications; 3D IC integration with TSVs; as well as semiconductor packaging trends, to name a few.
Suggested Items
LG Display’s Guangzhou LCD Plant Officially Transferred to CSOT, Boosting Its Share of Large-Generation LCD Capacity to 22.9%
04/01/2025 | TrendForceLG Display’s Guangzhou Gen 8.5 LCD line was officially transferred to CSOT today (April 1st) and renamed “T11”.
Real Time with... IPC APEX EXPO 2025: Highlighting Global PCB Trends and Technologies with all4-PCB
04/01/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy and all4-PCB's Ralph Jacobo discuss global distribution trends in the PCB industry, focusing on new technologies in plasma etching and final inspection. Ralph highlights the importance of IC substrate buildup technology and partnerships in the market.
Electronic Design Automation Market to Reach $17.47 Billion by 2030, Growing at a CAGR of 10.7%
03/31/2025 | PRNewswireThe growth of the EDA market is driven by the increasing complexity of integrated circuit (IC) designs, rising adoption of connected devices, and growing demand for EDA solutions in the aerospace and defense sectors. Additionally, the increasing integration of AI and machine learning in chip design is further boosting market expansion.
Gartner Forecasts Worldwide GenAI Spending to Reach $644 Billion in 2025
03/31/2025 | Gartner, Inc.Worldwide generative AI (GenAI) spending is expected to total $644 billion in 2025, an increase of 76.4% from 2024, according to a forecast by Gartner, Inc.
The Rise of Refurbished Laptops and Computers: A Sustainable and Smart Alternative
03/28/2025 | Persistence Market Research Pvt. Ltd.In the fast-paced world of technology, staying ahead with the latest gadgets can be costly. However, the growing market for refurbished laptops and computers is proving to be a game-changer.