-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueDesigning Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Tom Hausherr Discusses PCB Libraries’ BOM Builder Service
March 15, 2017 | Kelly Dack, CID+Estimated reading time: 13 minutes
PCB Libraries CEO Tom Hausherr and Editor Kelly Dack discuss PCB Libraries’ new BOM Builder service during IPC APEX EXPO. Equipped with the new LEAP technology, the BOM Builder can potentially save PCB designers days or weeks of time normally spent turning a BOM into a CAD library.
Kelly Dack: Managing data has always been a challenge. What can be done to simplify the process? I’m speaking with Tom Hausherr, an industry expert in PCB libraries and all things data. Welcome, Tom. As far as assembly information and assembly data, what do you see as some of the challenges that designers face in organizing and implementing strategies for assembly?
Tom Hausherr: The assembly standard for solder joint acceptability is IPC-J-STD-001. The big challenge designers face is creating CAD library parts that meet this industry standard. I took the IPC CIT training class to learn about J-STD-001 and I was surprised to find out that the IPC-7351 land pattern standard did not really match up with J-STD-001 rules. PCB Libraries Inc. took the IPC-7351 and expanded the terminal lead solder joint goals into various case sizes and pin pitches. An example of this is the chip component family or “rectangular end cap” terminal lead. IPC-7351 solder joint goals for the nominal density level are 0.35 mm Toe for all chip components. But the J-STD-001 indicates that the toe solder joint acceptability be minimum 25% of the height or 0.50 mm whichever is less. This clearly indicates that the toe dimension for 01005, 0201, 0402, 0603, 0805 and 1206 should be different values and the default values must be editable by the end user to meet their specific assembly shop tolerances.
Dack: Is it typically the schematic that serves as the hub of the information for PCB layout?
Hausherr: It does, because the schematic contains all the information that derives the netlist for the routing connections and the bill of materials, which is normally in Excel spreadsheet format.
Dack: Once the information is broken out, exported or otherwise utilized for the layout, what's the next step?
Hausherr: The dilemma in the industry today, and it's been this way for decades, is that the PCB designer is handed a package of data, including the BOM spreadsheet, and they must spend time, in some cases a week, disseminating all this data from the engineer. Creating the new PCB library parts is the most time consuming process. The PCB designer will first search in the existing corporate library and isolate all new part numbers that require library creation. Then the PCB designer or CAD librarian will use the internet to search and locate the package dimensional datasheet. This is a very tedious, time-consuming process to go from bill of materials to a full-blown CAD library with 3D STEP for a specific PCB layout.
Dack: This information is a repetitive function if it's not captured at a certain point, isn’t it? Is it something that's replicated unnecessarily over and over, or are there automated ways of dealing with this?
Hausherr: Duplication of effort is rampant in the CAD library industry. There are automated ways to prevent duplication of work, but the component manufacturing industry is consistently releasing new technology to the industry at the rate of thousands of new part numbers every week. Many of these new logical device part numbers reuse the same physical package data which would use an existing footprint pattern. There are over 100 million different part numbers in the industry today. We are estimating 200 million mfr. part numbers by the year 2020. The acceleration of new component packages seems to be increasing. Trying to keep up with this massive amount of content and totally eliminate duplication is difficult. And component package obsolescence is another factor. There are parts in every CAD library that are obsolete, but they’re still maintained and rarely purged. If your CAD library is 20 years old and built by many people using different rules, it’s probably best to start the creation of a new library from scratch using modern technology and updated rules.
Dack: As a designer or an engineer, or anyone capturing the information for a particular design, it's not necessary to address all of those parts; however, what automation solution does PCB Libraries offer?
Hausherr: PCB Libraries is introducing to the electronics industry new program called the “BOM Builder Service” where designers or engineers import their Excel spreadsheet bill of material into Library Expert Pro and that creates a neutral FPX file. The customer emails the FPX file to bom@pcblibraries.com, and in as little as 10-15 minutes the FPX file is returned to the customer with the component dimensional data or the manufacturer recommended land patterns that are on our cloud server. If the BOM request contains parts that are not on our Parts on Demand (POD) server, we build the remaining standard parts for free with a 24-hour delivery. Once the designer has the component dimensions loaded into Library Expert Pro, they run the dimensional data through their personal Preferences for pad shapes, drafting items, polarity options, footprint rotation and origin, solder joint goals, density level and library rules and output to their CAD tool. The design of the resulting footprints is fully customized by the user preferences. This is totally the opposite of static CAD library parts offered by everyone else in this business space.
Page 1 of 3
Suggested Items
Indium’s Karthik Vijay to Present on Dual Alloy Solder Paste Systems at SMTA’s Electronics in Harsh Environments Conference
05/06/2025 | Indium CorporationIndium Corporation Technical Manager, Europe, Africa, and the Middle East Karthik Vijay will deliver a technical presentation on dual alloy solder paste systems at SMTA’s Electronics in Harsh Environments Conference, May 20-22 in Amsterdam, Netherlands.
SolderKing Achieves the Prestigious King’s Award for Enterprise in International Trade
05/06/2025 | SolderKingSolderKing Assembly Materials Ltd, a leading British manufacturer of high-performance soldering materials and consumables, has been honoured with a King’s Award for Enterprise, one of the UK’s most respected business honours.
Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
05/07/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn electronic assemblies, the integrity of connections between components is paramount for ensuring reliability and performance. Gold embrittlement and dissolution are two critical phenomena that can compromise this integrity. Gold embrittlement occurs when gold diffuses into solder joints or alloys, resulting in mechanical brittleness and an increased susceptibility to cracking. Conversely, gold dissolution involves the melting away of gold into solder or metal matrices, potentially altering the electrical and mechanical properties of the joint.
'Chill Out' with TopLine’s President Martin Hart to Discuss Cold Electronics at SPWG 2025
05/02/2025 | TopLineBraided Solder Columns can withstand the rigors of deep space cold and cryogenic environments, and represent a robust new solution to challenges facing next generation large packages in electronics assembly.
BEST Inc. Reports Record Demand for EZReball BGA Reballing Process
05/01/2025 | BEST Inc.BEST Inc., a leader in electronic component services, is pleased to announce they are experiencing record demand for their EZReball™ BGA reballing process which greatly simplifies the reballing of ball grid array (BGA) and chip scale package (CSP) devices.