-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueIntelligent Test and Inspection
Are you ready to explore the cutting-edge advancements shaping the electronics manufacturing industry? The May 2025 issue of SMT007 Magazine is packed with insights, innovations, and expert perspectives that you won’t want to miss.
Do You Have X-ray Vision?
Has X-ray’s time finally come in electronics manufacturing? Join us in this issue of SMT007 Magazine, where we answer this question and others to bring more efficiency to your bottom line.
IPC APEX EXPO 2025: A Preview
It’s that time again. If you’re going to Anaheim for IPC APEX EXPO 2025, we’ll see you there. In the meantime, consider this issue of SMT007 Magazine to be your golden ticket to planning the show.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
Tips & Tricks: Generating Stencil Tooling
December 13, 2017 | Ken Horky, Peterson ManufacturingEstimated reading time: 2 minutes

Many engineers are leaving the editing up to the stencil fabricator these days, describing the PCB array, aperture undersize/oversize, shape conversions, etc., for the fabricator to then edit. From the outside, this may appear as a time saver for all of us overworked process engineers, but considering how many stencil redos have been required and how many processes that have run “sort of OK,” there’s a tremendous amount of scrap and rework that could be saved from just a little more attention paid to stencil tooling. I prefer to make my own mistakes rather that receiving a stencil (with the project due tomorrow) and finding that someone else didn’t do something right, or misunderstood my design intent.
It’s a huge advantage for the experienced engineer to be able to produce good, first run results most, if not all, of the time. You can learn what works best for your equipment in your environment. There are several Gerber editing tools available that will let you create a library and apply changes semiautomatically or automatically to your data.
One of the most common edits used for resistors and capacitors is the “home plate” design. The left aperture below (magenta) is a typical aperture reduction. The right aperture below (cyan) is the home plate pattern. Black being the component outline and terminals, and red being the original pads.
Figure 1: Home plate design.
This is a very useful aperture design for mitigating solder balling and tombstoning. It can also be a difficult shape to describe, and convey where to apply it, to a stencil fabricator. Some large connector pins may benefit from oversizing the aperture to improve mechanical interconnect and ease inspection. Large heatsinks, such as those for DPAKs (Decawatt Package), can be divided into multiple apertures to reduce squeegee scooping and voids. Bowtie patterns can reduce solder balling on large gull wing pins.
I position the print image within my foil perimeter in the data, depending on the assembly type, and indicate the location for the stencil ID. My operators like the image forward of center for easier access, a better visual in process, and less ambiguous installation. We like to put both images of a double-sided board on the same stencil to reduce change over time. The distance between the two images needs to match your printer’s blade span and over travel distance.
Editing your own data also allows you to eliminate the check plot, further reducing your design cycle time. It also reduces the fabricator’s editing time, further improving their turn time.
Rather than spending time generating a document to describe the edits to your stencil fabricator and hoping they’ll get it right, make the edits yourself to get what you intended and improve your process.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.