-
- News
- Books
Featured Books
- I-Connect007 Magazine
Latest Issues
Current Issue
Beyond the Rulebook
What happens when the rule book is no longer useful, or worse, was never written in the first place? In today’s fast-moving electronics landscape, we’re increasingly asked to design and build what has no precedent, no proven path, and no tidy checklist to follow. This is where “Design for Invention” begins.
March Madness
From the growing role of AI in design tools to the challenge of managing cumulative tolerances, these articles in this issue examine the technical details, design choices, and manufacturing considerations that determine whether a board works as intended.
Looking Forward to APEX EXPO 2026
I-Connect007 Magazine previews APEX EXPO 2026, covering everything from the show floor to the technical conference. For PCB designers, we move past the dreaded auto-router and spotlight AI design tools that actually matter.
- Articles
- Columns
- Links
- Media kit
||| MENU - I-Connect007 Magazine
Estimated reading time: 2 minutes
Contact Columnist Form
Trouble in Your Tank: Looking at PTH Voids
Introduction
Several columns have been published in this space describing the origins of voids in the plated through-hole. However, not all voiding is caused by or has its genesis in the electroless copper (PTH metalization) process. For this edition of “Trouble in Your Tank,” I present another look at voids and additional root causes that may be less understood.
Pre-electroplating Causes of Voids
One of the areas often overlooked as a cause of plating voids is a discontinuity in the electroless copper deposit. However, what if the panels were void-free after electroless copper only to void later in the manufacturing process? Several possibilities must be considered when such voiding is discovered. These include:
- Scrubbing prior to resist lamination
- Excessive copper removal caused by the microetch prior to electrolytic copper plating
- Photoresist residue in the via
In general, the type of void one would see is shown Figure 1. The defect depicted is often referred to as a corner void. In this case, copper plating is missing on all four corners of the hole.
Again, keep in the mind that there was no voiding related to electroless copper. So what could be the root cause of the void shown in Figure 1? It is easy see to the bare dielectric at the corners. Yes, there is sufficient copper plating in the via, however, the slope of the copper adjacent to the void has the appearance of an etched copper trace. There is the over-hang of the plated etch resist (tin or tin-lead).
The genesis of this etch void is due to the thin knee. That is, the tin or tin-lead on the corner or knee of the hole is less than optimum thickness. The thin deposit will not withstand the attack from the etching process, allowing the copper to be etched away.
Thin etch-resist plating at the knee of the via can be attributed to improper solution agitation in the tin plating process. In addition, when the organic addition agents are out of balance, thin tin deposits are often the result.
Figure 1: Example of a corner void. (Source: IPC-9121)
Excessive turbulence in the plating solution leads to excessive suppression of the deposition of metal at the knee.
At the same time, additive imbalance in the electrolytic copper plating solution leads to thin copper plating at the corner (Figure 2). It has been theorized that levelling components, carrying a positive charge, migrate preferentially to high-current density areas, just like metal ions, and inhibit metal deposition. If too much leveller is present, either because the bulk concentration is too high or the replenishment rate of leveler to the through-hole corner is higher than its consumption rate, then metal deposition at the corner will be suppressed leading to the thin knee condition. (I will present more detail on plating processes and the functioning of addition agents in a future column.)
To read the full version of this article which appeared in the April 2018 issue of PCB007 Magazine, click here.
More Columns from Trouble in Your Tank
Trouble in Your Tank: Understanding Interconnect Defects, Part 2Trouble in Your Tank: Understanding Interconnect Defects, Part 1
Trouble in Your Tank: Implementing Direct Metallization in Advanced Substrate Packaging
Trouble in Your Tank: Minimizing Small-via Defects for High-reliability PCBs
Trouble in Your Tank: Metallizing Flexible Circuit Materials—Mitigating Deposit Stress
Trouble in Your Tank: Can You Drill the Perfect Hole?
Trouble in Your Tank: Yield Improvement and Reliability
Trouble in Your Tank: Causes of Plating Voids, Pre-electroless Copper