-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueVoices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
The Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
It's Show Time!
In this month’s issue of PCB007 Magazine we reimagine the possibilities featuring stories all about IPC APEX EXPO 2025—covering what to look forward to, and what you don’t want to miss.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
DVCon U.S. 2020 Advance Program Available & Early Registration Open
December 5, 2019 | GlobeNewswireEstimated reading time: 3 minutes

The 2020 Design and Verification Conference and Exhibition (DVCon) U.S. advance program is now available online and registration is open. DVCon U.S will be held March 2-5 at the DoubleTree Hotel in San Jose, California. Sponsored by Accellera Systems Initiative, DVCon U.S. is expected to attract over a thousand participants eager to learn about the latest in design and verification standards and solutions.
“Now in its 32nd year, DVCon U.S. has established itself as the must-attend industry and user-focused conference for practicing design and verification engineers, EDA developers and design managers, focusing on design and verification of electronic systems and integrated circuits,” stated Aparna Dey, DVCon U.S. 2020 General Chair. “We received over 160 outstanding submissions for papers, panels, tutorials, and short workshops from the best technical minds and organizations in the industry. Our focus on the users of Accellera standard EDA languages, tools, and methodologies continues to be a hallmark of DVCon. Attendees can expect to learn about both practical solutions to their pressing problems and preview the technologies that will affect them in the near future.”
The conference begins on Monday, March 2 with Accellera Day featuring a full morning tutorial focused on Portable Stimulus. There will be two Accellera-sponsored short workshops in the afternoon, one focused on SystemC case studies and the other on IP Security Assurance. Four additional vendor-sponsored short workshops will be conducted Monday afternoon. The Accellera sponsored luncheon on Monday will include the presentation of Accellera’s annual Technical Excellence Award. The DVCon Expo and reception will follow the afternoon short workshops and will begin at 5:00pm.
This year’s keynote, “Artificial Intelligence for Design Automation,” will be given by Dr. Anirudh Devgan, president of Cadence Design Systems, Inc. Dr. Devgan’s talk will review the latest trends in artificial intelligence and machine learning and their impact on the EDA industry. He will examine how deep learning will chart a path beyond current practices, moving toward intelligent system design for an AI-enabled future.
There will be two panel sessions on Wednesday, March 4. The first panel, “New Chip Designs Create Tidal Wave of Change,” will address the need for a more thorough verification methodology as complexity converges with open source initiatives such as RISC-V. The second panel, “Predicting the Verification Flow of the Future,” will focus on what’s straining today’s verification environment and what might be needed to support future applications. Both panels will provide thought-provoking perspectives for attendees to consider and offer attendees an opportunity to ask their own insightful questions.
Attendees can choose from a broad selection of 42 papers, four tutorials, approximately 23 posters and 10 short workshops over the course of the four-day technical conference and exhibition.
The Expo, held Monday from 5:00pm to 7:00pm and Tuesday and Wednesday from 2:30pm to 6:00pm, will give attendees plenty of opportunities to meet with peers and experts in the design and verification community.
For the complete DVCon U.S. 2020 schedule, including a list of tutorials, short workshops, panels, sponsored luncheons and events, visit the program agenda. To view the videos from the DVCon U.S. 2019 Accellera Day tutorials, visit http://www.accellera.org/resources/videos/.
Advance registration rates are available through January 27, 2020. For more information and to register, visit the registration page.
DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera SystemsInitiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. In response to global interest, in addition to DVCon U.S., Accellera also sponsors events in China, Europe and India. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit www.dvcon.org. Follow DVCon on Facebook https://www.facebook.com/DvCon or @dvcon_us on Twitter or to comment, please use #dvcon_us.
Suggested Items
American Standard Circuits to Exhibit and Speak at SMTA Oregon Expo
05/14/2025 | American Standard CircuitsAnaya Vardya, President, and CEO of American Standard Sunstone Circuits has announced that his company will be exhibiting SMTA Oregon Expo & Tech Forum to be held on May 20th at the Wingspan Events and Conference Center in Hillsboro, Oregon.
indie Semiconductor Reports Q1 2025 Results
05/13/2025 | BUSINESS WIREindie Semiconductor, Inc., an automotive solutions innovator, today announced first quarter results for the period ended March 31, 2025. Q1 revenue was up 3.3 percent year-over-year to $54.1 million with Non-GAAP gross margin of 49.5 percent. On a GAAP basis, first quarter 2025 operating loss was $38.9 million compared to $49.6 million a year ago.
Elementary, Mr. Watson: Design Data Packages—Circle of Concern or Circle of Influence?
05/14/2025 | John Watson -- Column: Elementary, Mr. WatsonI've often been asked, "Can you have a perfect PCB design?" At first blush, it seems like the answer should be yes. After all, if you follow all the rules, double-check your work, and use the right tools, it should be perfect. Right?
Siemens Leverages AI to Close Industry’s IC Verification Productivity Gap in New Questa One Smart Verification Solution
05/13/2025 | SiemensSiemens Digital Industries Software announced the Questa™ One smart verification software portfolio, combining connectivity, a data driven approach and scalability with AI to push the boundaries of the Integrated Circuit (IC) verification process and make engineering teams more productive.
Beyond the Board: Empowering the Next Generation of Tech Innovators in Electronics
05/13/2025 | Jesse Vaughan -- Column: Beyond the BoardThe electronics industry is at the heart of technological progress, driving innovative advancements that shape our world. Yet, despite the sector's rapid evolution, it faces a looming challenge: attracting and retaining young talent. With an aging workforce and an increasing demand for skilled professionals, the industry must find ways to inspire the next generation of innovators.