Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
Punching Out: Your Financial Preparation for a Sale
Nolan's Notes: The Next Killer App in Component Manufacturing
iNEMI Call for Participation Webinar Dec. 12
December 6, 2019 | iNEMIEstimated reading time: 1 minute
Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (microvoids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.
This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:
- Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
- Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly
The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies.
The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders. Click here for additional project information.
Call-for-Participation Webinars
If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance. Click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).
Session 1 (APAC)
Date: December 12, 2019
Time: 10:00 a.m. JST (Japan)
9:00 a.m. CST (China)
8:00 p.m. EST (U.S.) on Dec. 11
5:00 p.m. PST (U.S.) on Dec. 11
Session 2 (Americas and EMEA)
Date: December 12, 2019
Time: 7:00 a.m. EST (U.S.)
1:00 p.m. CET (Europe)
8:00 p.m. CST (China)
9:00 p.m. JST (Japan)
Share on:
Suggested Items
Indium’s Karthik Vijay to Present on Dual Alloy Solder Paste Systems at SMTA’s Electronics in Harsh Environments Conference
05/06/2025 | Indium CorporationIndium Corporation Technical Manager, Europe, Africa, and the Middle East Karthik Vijay will deliver a technical presentation on dual alloy solder paste systems at SMTA’s Electronics in Harsh Environments Conference, May 20-22 in Amsterdam, Netherlands.
SolderKing Achieves the Prestigious King’s Award for Enterprise in International Trade
05/06/2025 | SolderKingSolderKing Assembly Materials Ltd, a leading British manufacturer of high-performance soldering materials and consumables, has been honoured with a King’s Award for Enterprise, one of the UK’s most respected business honours.
Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
05/07/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn electronic assemblies, the integrity of connections between components is paramount for ensuring reliability and performance. Gold embrittlement and dissolution are two critical phenomena that can compromise this integrity. Gold embrittlement occurs when gold diffuses into solder joints or alloys, resulting in mechanical brittleness and an increased susceptibility to cracking. Conversely, gold dissolution involves the melting away of gold into solder or metal matrices, potentially altering the electrical and mechanical properties of the joint.
'Chill Out' with TopLine’s President Martin Hart to Discuss Cold Electronics at SPWG 2025
05/02/2025 | TopLineBraided Solder Columns can withstand the rigors of deep space cold and cryogenic environments, and represent a robust new solution to challenges facing next generation large packages in electronics assembly.
BEST Inc. Reports Record Demand for EZReball BGA Reballing Process
05/01/2025 | BEST Inc.BEST Inc., a leader in electronic component services, is pleased to announce they are experiencing record demand for their EZReball™ BGA reballing process which greatly simplifies the reballing of ball grid array (BGA) and chip scale package (CSP) devices.