Lattice Accelerates FPGA-based Processor Design with New IP Ecosystem and Design Environment
June 4, 2020 | Lattice SemiconductorEstimated reading time: 2 minutes

Lattice Semiconductor Corporation, the low power programmable leader, announced Lattice Propel™, a new software solution designed to accelerate development of unique applications based on low power, small form factor Lattice FPGAs.
The design environment will empower developers of any skill level to quickly and easily design Lattice FPGA-based applications by enabling the easy assembly of components from a robust IP library that includes a RISC-V processor core and numerous peripherals. The Propel design environment automates application development for developers serving the communications, computing, industrial, automotive, and consumer markets.
In order to leverage the parallel processing capabilities of FPGAs in more complex systems, first-time FPGA developers want application design solutions that are flexible, easy-to-use, and integrate all design software and IP required to develop emerging applications without a learning curve. Lattice Propel’s correct-by-construction development tools automate much of the design process to simplify overall system development. Lattice Propel combines system hardware and software design into one tool framework, so software developers can begin creating system software before hardware is available and get products to market faster.
“Lattice is providing a robust design environment supporting open standards like RISC-V to enable customers to take advantage of a powerful processor IP ecosystem without getting locked into proprietary technologies and standards,” said Gianluca Mariani, Technical Manager, Lattice Semiconductor. “When combined with the reprogrammability of FPGAs, the Lattice Propel environment makes it simple to upgrade existing hardware and software to support emerging technology trends and industry standards such as Platform Firmware Resiliency. With the release of Lattice Propel, we’ve begun executing against our bold new roadmap for small form factor, low power embedded solutions.”
“The release of our Propel design environment is another example of Lattice’s ongoing investment in providing developers with complete software solutions that simplify and accelerate development of low power, Lattice FPGA-based applications,” said Roger Do, Senior Product Line Manager, Lattice Semiconductor. “For novice FPGA developers, the Lattice Propel GUI simplifies the design process by enabling them to drag-and-drop IP blocks from the Lattice IP library into their designs; the tool then automates the design layout to incorporate the new IP. For veteran developers, Propel also supports script-level editing for more granular design optimization or to quickly update existing designs to port them to future Lattice FPGA-powered systems.”
Key components of the Lattice Propel design environment include:
- Lattice Propel Builder – a resource-rich system IP integration environment supported by a complete set of GUI and command line tools. Lattice Propel Builder provides customers with access to a robust, regularly updated IP server that allows developers to implement new IP on Lattice FPGA-based designs in a matter of minutes. As of this announcement, the server currently offers eight processor and peripheral IP cores, including a RISC-V RV32I compliant processor core. Lattice is the first supplier of SRAM and Flash-based FPGAs to provide access to RISC-V technology in a simple drag-and-drop system builder environment. To simplify the connection and management of IP in more complex systems, all IP cores available through Lattice Propel Builder are compatible with the AMBA on-chip interconnect specification.
- Lattice Propel SDK – to further accelerate designs implemented in the Propel design environment, the Lattice Propel SDK enables software development to begin before final system hardware is available. The Propel SDK includes industry-standard software development tools, software libraries, and development board support packages so developers can quickly and easily build, compile, analyze, and debug their application software.
Suggested Items
Material Selection and RF Design
04/21/2025 | Andy Shaughnessy, Design007 MagazineInnovation rarely sleeps in this industry, and the RF laminate segment offers a perfect example. RF materials have continued to evolve, providing PCB designers much more than an either/or choice. I asked materials expert Alun Morgan, technology ambassador for the Ventec International Group, to walk us through the available RF material sets and how smart material selection can ease the burden on RF designers and design engineers.
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.