CyberOptics to Present ‘100% Wafer Bump Metrology and Inspection’ Technical Paper at the SEMICON Taiwan
September 4, 2020 | CyberOptics CorporationEstimated reading time: 2 minutes
CyberOptics® Corporation, a leading global developer and manufacturer of high-precision 3D sensing technology solutions, will present at the SEMICON Taiwan Global SiP Summit on September 24, 2020 at 4:20pm. Tim Skunes, VP of R&D at CyberOptics, will share the technical presentation "Fast, 100% 3D Wafer Bump Metrology and Inspection to Improve Yields and 3D System Integration."
Advanced Packaging (AP) and wafer level packaging (WLP) continue to be among the most dynamic and rapidly evolving areas of semiconductor development and manufacturing. Most of these new processes take advantage of the third dimension, going vertical to continue packing more computing power into less space while circumventing the difficulties posed by further reductions in two-dimensional size. Packaging stacks include various configurations of single or multiple chips, interposers, flip chips and substrates, but in almost all cases, they rely on some form of bump to make the vertical connections between these components. The bumps may be solder balls, copper pillars or microbumps.
As the processes and features they create have become smaller and more complex, manufacturers face an increasing need for high-precision inspection and measurement to detect defects and improve process control. This need is amplified by the fact that these processes use expensive known good die, making the cost of failure extremely high. Bump metrology is fundamentally three-dimensional and bump height is just as important as size and location. Controlling bump height, both absolute and relative to neighboring bumps (coplanarity), is critical to ensuring good, reliable connections between stacked components.
Multiple Reflection Suppression™ (MRS™) sensor technology addresses this challenge by comparing data from multiple perspectives and fringe frequencies to identify and reject these spurious signals. The MRS sensor’s unique optical architecture and the system’s proprietary image fusing and processing algorithms provide accurate 3D characterization that is several times faster than conventional PSP. The NanoResolution MRS sensor has been developed for advanced packaging process control in what has been called the “middle-end” of the manufacturing process, where traditionally front-end and back-end processes overlap.
The MRS sensor integrated into CyberOptics’ WX3000™ system provides sub-micrometer accuracy on features as small as 25µm. While retaining its ability to reject spurious multiple reflections, it adds the ability to capture and analyze specular reflections from shiny surfaces of solder balls, bumps and pillars, allowing accurate inspection and 3D metrology of these critical packaging features.
The MRS sensor is 2-3X faster than alternative technologies. With data processing speeds in excess of 75 million 3D points per second, it delivers production-worthy throughput greater than 25 wafers (300mm) per hour. Complete 100% 3D/2D inspection can be accomplished at high speed for bump metrology, vs. the current practice of sampling approach. Both 3D/2D data is attained at the same time vs. time-consuming alternate methods that require separate scans for 3D and 2D.
For more information, visit www.cyberoptics.com or booth #L0310 at Semicon Taiwan from September 25-26.
Suggested Items
SolderKing’s Successful Approach to Modern Soldering Needs
06/17/2025 | Nolan Johnson, I-Connect007Chris Ward, cofounder of the family-owned SolderKing, discusses his company's rapid growth and recent recognition with the King’s Award for Enterprise. Chris shares how SolderKing has achieved these award-winning levels of service in such a short timeframe. Their secret? Being flexible in a changing market, technical prowess, and strong customer support.
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
Breaking Silos with Intelligence: Connectivity of Component-level Data Across the SMT Line
06/09/2025 | Dr. Eyal Weiss, CybordAs the complexity and demands of electronics manufacturing continue to rise, the smart factory is no longer a distant vision; it has become a necessity. While machine connectivity and line-level data integration have gained traction in recent years, one of the most overlooked opportunities lies in the component itself. Specifically, in the data captured just milliseconds before a component is placed onto the PCB, which often goes unexamined and is permanently lost once reflow begins.
BEST Inc. Introduces StikNPeel Rework Stencil for Fast, Simple and Reliable Solder Paste Printing
06/02/2025 | BEST Inc.BEST Inc., a leader in electronic component rework services, training, and products is pleased to introduce StikNPeel™ rework stencils. This innovative product is designed for printing solder paste for placement of gull wing devices such as quad flat packs (QFPs) or bottom terminated components.
See TopLine’s Next Gen Braided Solder Column Technology at SPACE TECH EXPO 2025
05/28/2025 | TopLineAerospace and Defense applications in demanding environments have a solution now in TopLine’s Braided Solder Columns, which can withstand the rigors of deep space cold and cryogenic environments.