Keysight, ROHM Enable Designers to Rapidly Modify SMPS Reference Design for SiC Power Devices
October 8, 2020 | Business WireEstimated reading time: 2 minutes
Keysight Technologies, Inc., a leading technology company that helps enterprises, service providers and governments accelerate innovation to connect and secure the world, and ROHM Semiconductor, a leading semiconductor company, jointly announce a PathWave Advanced Design System (ADS)-compatible workspace that enables designers to perform pre-compliance testing on virtual prototypes of switched-mode power supply (SMPS) designs. This new capability saves time and cost by catching errors early in the design before they become a big problem.
Demand for SMPS is driven by the need for greater efficiency, increased power density and lower cost. Fast, low-loss switches made from silicon carbide (SiC) and related materials will power future applications due to the high performance and efficiency they enable. However, unwanted side effects from high-speed switching include voltage spikes (“ringing”). In addition, it is more difficult to meet conducted and radiated electromagnetic interference (EMI) specifications in higher speed designs. Pre-compliance analysis of a “virtual prototype” or “digital twin” is ideal for managing this challenge, but previously required expertise to build and use the necessary design information, called a “workspace.”
To address this, Keysight teamed with ROHM to create the “twin” of ROHM’s reference design (model P01SCT2080KE-EVK-001) available to mutual customers via Keysight’s website.
Virtual prototypes are complementary to physical prototypes. Physical prototypes are the gold standard for compliance and measured characteristics, but have several drawbacks including: expensive and time consuming to design, build and measure; are vulnerable to catastrophic failure (the infamous “smoke test” that produces actual smoke); and it is hard to get a measurement probe onto interior nodes.
In contrast, virtual prototypes are easy to change and while they do flag device overstress as warning messages during simulation, they never emit real smoke. The voltage, current and fields at every spatial point in the 3D grid and every time step in the simulation can be recorded and made accessible for plotting, even points that are physically inaccessible in the real world such as inside a semiconductor package.
“Many of our customers struggle to deal with layout effects when current slew rate in the switched loop exceeds 1A/ns because even tiny parasitic inductances cause ringing. Suppressing EMI is also a big challenge for them,” said Ippei Yasutake, Group Leader at ROHM. “The digital twin gives our customers the insights they need to make changes without running into problems.”
“This is going to be a big timesaver for anyone wanting to get the most out of designs that use wide bandgap power devices. The layouts can be hard to tame, and EM extraction is key. This workspace and application-specific tool like PEPro makes things much easier,” said Steve Sandler, Managing Director, Picotest.
“SMPS engineers tell me they are all struggling with is designing in this the high di/dt era,” said Yang Zou, Director of Emerging Business at Keysight’s PathWave Software Solutions division. “They really see the value when I explain the pre-compliance ‘virtual prototyping’ capability of this new workspace.”
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
Cadence Giving Foundation Announces Multi-Year Commitment to Expand the AI Hub at San José State University
10/13/2025 | Cadence Design Systems, Inc.The Cadence Giving Foundation today announced a multi-year commitment to expand the AI Hub at San José State University (SJSU) to equip students with the skills, hands-on training and experience needed to excel in careers in artificial intelligence (AI).
NEDME Returns October 22 — The Northwest’s Premier Design & Manufacturing Expo
10/13/2025 | NEDMEThe Northwest Electronics Design & Manufacturing Expo (NEDME) returns on Wednesday, October 22, 2025, at Wingspan Event & Conference Center, Hillsboro. The event brings together engineers, product designers, manufacturers, educators, and community partners for a full day of industry connection, learning, and networking.
Sumitomo Riko Boosts Automotive Design Efficiency 10x with Ansys AI Simulation Technology
10/13/2025 | SynopsysSumitomo Riko is implementing Ansys, part of Synopsys, Inc. AI technology to accelerate time-to-solution and improve efficiency during the design and manufacturing of automotive components.
Si2 Names NVIDIA, Synopsys Technologists to Lead New LLM Benchmarking Coalition
10/10/2025 | BUSINESS WIREThe Silicon Integration Initiative today announced the chair and vice chair of the Si2 Large Language Model Benchmarking Coalition (LBC), a collaborative industry initiative and standards body advancing AI for silicon design and verification that will expedite the development of high-quality large language models for semiconductor design problems.
Quilter Secures $25M Series B to Eliminate Manual PCB Design with Physics-Driven AI
10/09/2025 | BUSINESS WIREQuilter, the first and only company to publicly demonstrate fully autonomous PCB layout through physics-driven AI, announced $25 million in Series B funding led by Index Ventures.