Keysight, ROHM Enable Designers to Rapidly Modify SMPS Reference Design for SiC Power Devices
October 8, 2020 | Business WireEstimated reading time: 2 minutes
Keysight Technologies, Inc., a leading technology company that helps enterprises, service providers and governments accelerate innovation to connect and secure the world, and ROHM Semiconductor, a leading semiconductor company, jointly announce a PathWave Advanced Design System (ADS)-compatible workspace that enables designers to perform pre-compliance testing on virtual prototypes of switched-mode power supply (SMPS) designs. This new capability saves time and cost by catching errors early in the design before they become a big problem.
Demand for SMPS is driven by the need for greater efficiency, increased power density and lower cost. Fast, low-loss switches made from silicon carbide (SiC) and related materials will power future applications due to the high performance and efficiency they enable. However, unwanted side effects from high-speed switching include voltage spikes (“ringing”). In addition, it is more difficult to meet conducted and radiated electromagnetic interference (EMI) specifications in higher speed designs. Pre-compliance analysis of a “virtual prototype” or “digital twin” is ideal for managing this challenge, but previously required expertise to build and use the necessary design information, called a “workspace.”
To address this, Keysight teamed with ROHM to create the “twin” of ROHM’s reference design (model P01SCT2080KE-EVK-001) available to mutual customers via Keysight’s website.
Virtual prototypes are complementary to physical prototypes. Physical prototypes are the gold standard for compliance and measured characteristics, but have several drawbacks including: expensive and time consuming to design, build and measure; are vulnerable to catastrophic failure (the infamous “smoke test” that produces actual smoke); and it is hard to get a measurement probe onto interior nodes.
In contrast, virtual prototypes are easy to change and while they do flag device overstress as warning messages during simulation, they never emit real smoke. The voltage, current and fields at every spatial point in the 3D grid and every time step in the simulation can be recorded and made accessible for plotting, even points that are physically inaccessible in the real world such as inside a semiconductor package.
“Many of our customers struggle to deal with layout effects when current slew rate in the switched loop exceeds 1A/ns because even tiny parasitic inductances cause ringing. Suppressing EMI is also a big challenge for them,” said Ippei Yasutake, Group Leader at ROHM. “The digital twin gives our customers the insights they need to make changes without running into problems.”
“This is going to be a big timesaver for anyone wanting to get the most out of designs that use wide bandgap power devices. The layouts can be hard to tame, and EM extraction is key. This workspace and application-specific tool like PEPro makes things much easier,” said Steve Sandler, Managing Director, Picotest.
“SMPS engineers tell me they are all struggling with is designing in this the high di/dt era,” said Yang Zou, Director of Emerging Business at Keysight’s PathWave Software Solutions division. “They really see the value when I explain the pre-compliance ‘virtual prototyping’ capability of this new workspace.”
Suggested Items
Material Selection and RF Design
04/21/2025 | Andy Shaughnessy, Design007 MagazineInnovation rarely sleeps in this industry, and the RF laminate segment offers a perfect example. RF materials have continued to evolve, providing PCB designers much more than an either/or choice. I asked materials expert Alun Morgan, technology ambassador for the Ventec International Group, to walk us through the available RF material sets and how smart material selection can ease the burden on RF designers and design engineers.
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.