-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueIn Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
The Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Intel, DARPA Develop Secure Structured ASIC Chips Made in the US
March 22, 2021 | IntelEstimated reading time: 2 minutes
Intel and the U.S. Defense Advanced Research Projects Agency (DARPA) today announced a three-year partnership to advance the development of domestically manufactured structured Application Specific Integrated Circuit (ASIC) platforms. The Structured Array Hardware for Automatically Realized Applications (SAHARA) partnership enables the design of custom chips that include state-of-the-art security countermeasure technologies. A reliable, secure, domestic source of leading-edge semiconductors remains critical to the U.S.
“We are combining our most advanced Intel® eASIC structured ASIC technology with state-of-the-art data interface chiplets and enhanced security protection, and it’s all being made within the U.S. from beginning to end. This will enable defense and commercial electronics systems developers to rapidly develop and deploy custom chips based on Intel’s advanced 10nm semiconductor process,” says José Roberto Alvarez, senior director, CTO Office, Intel Programmable Solutions Group.
As the sole U.S.-based advanced semiconductor manufacturer, Intel promotes supply-chain security by utilizing facilities within the U.S. to manufacture, assemble and test custom chips for the SAHARA partnership.
“Structured ASICs have advantages over FPGAs that are widely used in many Department of Defense applications. In partnering with Intel on the SAHARA program, DARPA aims to transform currently fielded as well as future capabilities into structured ASIC implementations with significantly higher performance and lower power consumption,” said Serge Leef, a program manager in DARPA’s Microsystems Technology Office. “SAHARA aims to dramatically shorten the ASIC design process through automation while adding unique security features to support manufacturing of the resulting silicon in zero-trust environments. Additionally, Intel will establish domestic manufacturing capabilities for the structured ASICs on their 10nm process.”
In collaboration with the University of Florida, Texas A&M and University of Maryland, Intel will develop security countermeasure technologies that enhance protection of data and intellectual property from reverse engineering and counterfeiting. University teams will use rigorous verification, validation and new attack strategies to test the security of these chips. The security countermeasure technologies will be integrated into Intel’s structured ASIC design flow.
Intel will use its structured ASIC technology to develop platforms that significantly accelerate development time and reduce engineering cost compared to traditional ASICs. Intel will manufacture these chips using its 10nm process technology with the advanced interface bus die-to-die interconnect and embedded multi-die interconnect bridge packaging technology to integrate multiple heterogenous die in a single package.
Intel® eASIC™ devices are structured ASICs, an intermediary technology between field-programmable gate arrays (FPGAs) and standard-cell ASICs. These devices provide lower unit-cost and run on lower power compared with FPGAs and provide a faster time to market and lower non-recurring engineering cost compared with standard-cell ASICs.
Suggested Items
Hon Hai Research Institute Partners with Taiwan Academic Research Institute and KAUST to Participate in CLEO 2025
05/30/2025 | FoxconnThe research team of the Semiconductor Division of Hon Hai Research Institute, together with the research teams of National Taiwan University and King Abdullah University of Science and Technology in Saudi Arabia, has successfully made breakthroughs in multi-wavelength μ -LED technology to achieve high-speed visible light communication and optical interconnection between chips.
Meyer Burger Shuts Down Solar Module Production, Lays Off 282 Employees in the U.S.
05/30/2025 | Meyer BurgerMeyer Burger Technology AG is forced to stop its solar module production in the U.S., which is still ramping up, due to a lack of funds. On May 29, 2025, all 282 remaining employees at the Goodyear, Arizona, site received their notices of termination. Production with an annual capacity of 1.4 gigawatts was shut down immediately.
VJ Electronix Appoints Marco Cruz as Mexico Regional Sales Manager
05/30/2025 | VJ ElectronixVJ Electronix, Inc., the leader in rework technologies and global provider of advanced X-ray inspection and component counting systems, is pleased to announce the appointment of Marco Antonio Cruz Tovar as Mexico Regional Sales Manager.
Arrow Electronics Earns Dual Honors as Dell Technologies Partner of the Year
05/29/2025 | BUSINESS WIREGlobal technology solutions provider Arrow Electronics has received two prestigious awards from Dell Technologies: 2025 OEM Solutions Partner of the Year and 2025 North America Distributor of the Year. The awards were announced at Dell Technologies World, held in Las Vegas in late May.
Imec Unveils Record-Low Loss 300mm RF Silicon Interposer for Sub-THz Systems
05/27/2025 | ImecAt the IEEE ECTC 2025 conference, imec – a world-leading research and innovation hub in nanoelectronics and digital technologies – highlights the exceptional performance and flexibility of its 300mm RF silicon interposer platform.