-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueVoices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
The Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
It's Show Time!
In this month’s issue of PCB007 Magazine we reimagine the possibilities featuring stories all about IPC APEX EXPO 2025—covering what to look forward to, and what you don’t want to miss.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Intel, DARPA Develop Secure Structured ASIC Chips Made in the US
March 22, 2021 | IntelEstimated reading time: 2 minutes
Intel and the U.S. Defense Advanced Research Projects Agency (DARPA) today announced a three-year partnership to advance the development of domestically manufactured structured Application Specific Integrated Circuit (ASIC) platforms. The Structured Array Hardware for Automatically Realized Applications (SAHARA) partnership enables the design of custom chips that include state-of-the-art security countermeasure technologies. A reliable, secure, domestic source of leading-edge semiconductors remains critical to the U.S.
“We are combining our most advanced Intel® eASIC structured ASIC technology with state-of-the-art data interface chiplets and enhanced security protection, and it’s all being made within the U.S. from beginning to end. This will enable defense and commercial electronics systems developers to rapidly develop and deploy custom chips based on Intel’s advanced 10nm semiconductor process,” says José Roberto Alvarez, senior director, CTO Office, Intel Programmable Solutions Group.
As the sole U.S.-based advanced semiconductor manufacturer, Intel promotes supply-chain security by utilizing facilities within the U.S. to manufacture, assemble and test custom chips for the SAHARA partnership.
“Structured ASICs have advantages over FPGAs that are widely used in many Department of Defense applications. In partnering with Intel on the SAHARA program, DARPA aims to transform currently fielded as well as future capabilities into structured ASIC implementations with significantly higher performance and lower power consumption,” said Serge Leef, a program manager in DARPA’s Microsystems Technology Office. “SAHARA aims to dramatically shorten the ASIC design process through automation while adding unique security features to support manufacturing of the resulting silicon in zero-trust environments. Additionally, Intel will establish domestic manufacturing capabilities for the structured ASICs on their 10nm process.”
In collaboration with the University of Florida, Texas A&M and University of Maryland, Intel will develop security countermeasure technologies that enhance protection of data and intellectual property from reverse engineering and counterfeiting. University teams will use rigorous verification, validation and new attack strategies to test the security of these chips. The security countermeasure technologies will be integrated into Intel’s structured ASIC design flow.
Intel will use its structured ASIC technology to develop platforms that significantly accelerate development time and reduce engineering cost compared to traditional ASICs. Intel will manufacture these chips using its 10nm process technology with the advanced interface bus die-to-die interconnect and embedded multi-die interconnect bridge packaging technology to integrate multiple heterogenous die in a single package.
Intel® eASIC™ devices are structured ASICs, an intermediary technology between field-programmable gate arrays (FPGAs) and standard-cell ASICs. These devices provide lower unit-cost and run on lower power compared with FPGAs and provide a faster time to market and lower non-recurring engineering cost compared with standard-cell ASICs.
Suggested Items
Kyocera Licenses Quadric’s Chimera GPNPU AI Processor IP
05/08/2025 | BUSINESS WIREQuadric announced that Kyocera Document Solutions Inc. (hereinafter: Kyocera) has licensed the Chimera™ general purpose neural processor (GPNPU) intellectual property (IP) core for use in next generation office automation system on-chip (SoC) designs.
Scanfil Boosts Investment in Electronics Manufacturing in the US
05/08/2025 | BUSINESS WIREScanfil is investing in a second electronics manufacturing line in Atlanta, Georgia, USA. The demand for manufacturing electronics in the USA has increased over the past two years and is expected to continue growing.
Cybord's Visual AI Solution to Be Integrated with Siemens' Opcenter MES
05/07/2025 | PRNewswireCybord, a leading provider of advanced visual-AI electronic component analytics, and Siemens Digital Industries Software have signed a new OEM agreement to integrate Cybord's cutting-edge AI technology with Siemens' Opcenter™ software for Manufacturing Execution Systems (MES).
SEL Announces 2025-2026 Scholarship Recipients
05/07/2025 | Schweitzer Engineering LaboratoriesSchweitzer Engineering Laboratories (SEL) is pleased to announce the latest recipients of the SEL Scholarship Program for the 2025-2026 academic year. This year, SEL has awarded 15 scholarships, each valued at $5,000, to exceptional students pursuing degrees in engineering and applied technology.
Baker Hughes' Waygate Unveils Nanotom HR for Advanced Inspection
05/06/2025 | Baker HughesWaygate Technologies, a Baker Hughes business and global leader in nondestructive testing (NDT) solutions for industrial inspection, unveiled its new extremely high-resolution computed tomography (CT) system, Phoenix Nanotom® HR (High Resolution) at the Control 2025 show in Stuttgart, Germany.