Dan’s Biz Bookshelf: ‘The Next RenAIssance: AI and the Expansion of Human Potential’
The Chemical Connection: When the Industry Moves Faster Than the Standards
Driving Innovation: Selecting the Right Laser Source
Intel, DARPA Develop Secure Structured ASIC Chips Made in the US
March 22, 2021 | IntelEstimated reading time: 2 minutes
Intel and the U.S. Defense Advanced Research Projects Agency (DARPA) today announced a three-year partnership to advance the development of domestically manufactured structured Application Specific Integrated Circuit (ASIC) platforms. The Structured Array Hardware for Automatically Realized Applications (SAHARA) partnership enables the design of custom chips that include state-of-the-art security countermeasure technologies. A reliable, secure, domestic source of leading-edge semiconductors remains critical to the U.S.
“We are combining our most advanced Intel® eASIC structured ASIC technology with state-of-the-art data interface chiplets and enhanced security protection, and it’s all being made within the U.S. from beginning to end. This will enable defense and commercial electronics systems developers to rapidly develop and deploy custom chips based on Intel’s advanced 10nm semiconductor process,” says José Roberto Alvarez, senior director, CTO Office, Intel Programmable Solutions Group.
As the sole U.S.-based advanced semiconductor manufacturer, Intel promotes supply-chain security by utilizing facilities within the U.S. to manufacture, assemble and test custom chips for the SAHARA partnership.
“Structured ASICs have advantages over FPGAs that are widely used in many Department of Defense applications. In partnering with Intel on the SAHARA program, DARPA aims to transform currently fielded as well as future capabilities into structured ASIC implementations with significantly higher performance and lower power consumption,” said Serge Leef, a program manager in DARPA’s Microsystems Technology Office. “SAHARA aims to dramatically shorten the ASIC design process through automation while adding unique security features to support manufacturing of the resulting silicon in zero-trust environments. Additionally, Intel will establish domestic manufacturing capabilities for the structured ASICs on their 10nm process.”
In collaboration with the University of Florida, Texas A&M and University of Maryland, Intel will develop security countermeasure technologies that enhance protection of data and intellectual property from reverse engineering and counterfeiting. University teams will use rigorous verification, validation and new attack strategies to test the security of these chips. The security countermeasure technologies will be integrated into Intel’s structured ASIC design flow.
Intel will use its structured ASIC technology to develop platforms that significantly accelerate development time and reduce engineering cost compared to traditional ASICs. Intel will manufacture these chips using its 10nm process technology with the advanced interface bus die-to-die interconnect and embedded multi-die interconnect bridge packaging technology to integrate multiple heterogenous die in a single package.
Intel® eASIC™ devices are structured ASICs, an intermediary technology between field-programmable gate arrays (FPGAs) and standard-cell ASICs. These devices provide lower unit-cost and run on lower power compared with FPGAs and provide a faster time to market and lower non-recurring engineering cost compared with standard-cell ASICs.
Share on:
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
Everspin Executes $40M Agreement for Mil-Aero MRAM Applications
04/30/2026 | Everspin Technologies, Inc.Everspin Technologies, Inc., the world’s leading developer and manufacturer of Magnetoresistive Random Access Memory (MRAM) persistent memory solutions, announced an agreement with a U.S. prime contractor to provide state-of-the-art Toggle MRAM process technology capabilities and engineering services for United States Defense Industrial Base customers.
Swinburne University, Siemens Launch Australia’s First Quantum Timing Study for Smarter Power Grids
04/30/2026 | SiemensSwinburne University of Technology and Siemens are undertaking first-of-its-kind research in Australia, into how quantum-enhanced timing can help future-proof the energy grid and increase grid stability.
A Designer's Focus on High Density
04/30/2026 | Marcy LaRont, I-Connect007 MagazineVern Solberg is a distinguished member of the Global Electronics Association Raymond E. Pritchard Hall of Fame and has served as chair or vice chair of many committees, developing technical standards and implementation guidelines, including the IPC-7090 series, which focuses on design for manufacturing and reliability for electronic assemblies. He’s a long-time contributor to Design007 Magazine, and he conducted a half-day tutorial at APEX EXPO 2026, where he addressed 2D, 2.5D, and 3D packaging and ultra-high density hybrid bond interconnect. I caught up with Vern at the show and asked about his pivot from addressing more standard design challenges to his focus on high-density circuits.
OKI Develops 180-Layer, 15 mm PCB for AI Semiconductor Test Equipment
04/29/2026 | BUSINESS WIREOKI Circuit Technology, the OKI Group’s printed circuit board (PCB) business company, has successfully developed design and production technologies for 180-layer, 15 mm-thick PCBs intended for use in wafer testing equipment for high bandwidth memory (HBM) mounted on AI semiconductors.
ASC’s John Johnson Bullish on the U.S. and High-tech PCBs
04/28/2026 | Marcy LaRont, I-Connect007It was a good couple of days at the SMTA UHDI Symposium in Avondale, Arizona, in early April, where John Johnson, head of technology at American Standard Circuits (ASC) and resident PCB expert on UHDI in the real-world of manufacturing, was a presenter. As the symposium ended, I visited with John, who reflected on what he considered most important and what had made the greatest impression on him.