-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueInventing the Future with SEL
Two years after launching its state-of-the-art PCB facility, SEL shares lessons in vision, execution, and innovation, plus insights from industry icons and technology leaders shaping the future of PCB fabrication.
Sales: From Pitch to PO
From the first cold call to finally receiving that first purchase order, the July PCB007 Magazine breaks down some critical parts of the sales stack. To up your sales game, read on!
The Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Intel, DARPA Develop Secure Structured ASIC Chips Made in the US
March 22, 2021 | IntelEstimated reading time: 2 minutes
Intel and the U.S. Defense Advanced Research Projects Agency (DARPA) today announced a three-year partnership to advance the development of domestically manufactured structured Application Specific Integrated Circuit (ASIC) platforms. The Structured Array Hardware for Automatically Realized Applications (SAHARA) partnership enables the design of custom chips that include state-of-the-art security countermeasure technologies. A reliable, secure, domestic source of leading-edge semiconductors remains critical to the U.S.
“We are combining our most advanced Intel® eASIC structured ASIC technology with state-of-the-art data interface chiplets and enhanced security protection, and it’s all being made within the U.S. from beginning to end. This will enable defense and commercial electronics systems developers to rapidly develop and deploy custom chips based on Intel’s advanced 10nm semiconductor process,” says José Roberto Alvarez, senior director, CTO Office, Intel Programmable Solutions Group.
As the sole U.S.-based advanced semiconductor manufacturer, Intel promotes supply-chain security by utilizing facilities within the U.S. to manufacture, assemble and test custom chips for the SAHARA partnership.
“Structured ASICs have advantages over FPGAs that are widely used in many Department of Defense applications. In partnering with Intel on the SAHARA program, DARPA aims to transform currently fielded as well as future capabilities into structured ASIC implementations with significantly higher performance and lower power consumption,” said Serge Leef, a program manager in DARPA’s Microsystems Technology Office. “SAHARA aims to dramatically shorten the ASIC design process through automation while adding unique security features to support manufacturing of the resulting silicon in zero-trust environments. Additionally, Intel will establish domestic manufacturing capabilities for the structured ASICs on their 10nm process.”
In collaboration with the University of Florida, Texas A&M and University of Maryland, Intel will develop security countermeasure technologies that enhance protection of data and intellectual property from reverse engineering and counterfeiting. University teams will use rigorous verification, validation and new attack strategies to test the security of these chips. The security countermeasure technologies will be integrated into Intel’s structured ASIC design flow.
Intel will use its structured ASIC technology to develop platforms that significantly accelerate development time and reduce engineering cost compared to traditional ASICs. Intel will manufacture these chips using its 10nm process technology with the advanced interface bus die-to-die interconnect and embedded multi-die interconnect bridge packaging technology to integrate multiple heterogenous die in a single package.
Intel® eASIC™ devices are structured ASICs, an intermediary technology between field-programmable gate arrays (FPGAs) and standard-cell ASICs. These devices provide lower unit-cost and run on lower power compared with FPGAs and provide a faster time to market and lower non-recurring engineering cost compared with standard-cell ASICs.
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Coming Soon: The Advanced Electronics Packaging Digest
08/27/2025 | Marcy LaRont, I-Connect007The upcoming Advanced Electronics Packaging Digest is a curated, condensed monthly publication designed to keep you informed and engaged with the fast-moving world of advanced electronics packaging (AEP). In our inaugural September issue, we will begin at the foundation with an in-depth interview featuring Matt Kelly, CTO of the Global Electronics Association. Kelly and his Technology Solutions Team approach advanced packaging from a holistic systems perspective.
Nordson Reports Q3 Fiscal 2025 Results and Updates Full Year Guidance
08/21/2025 | BUSINESS WIRENordson Corporation reported results for the fiscal third quarter ended July 31, 2025. Sales were $742 million compared to the prior year’s third quarter sales of $662 million.
Haylo Labs Acquires Plessey Semiconductors
08/20/2025 | Haylo LabsHaylo Labs has acquired Plessey Semiconductors, the UK’s leading innovator in microLED display technology.
SoftBank Group and Intel Corporation Sign $2B Investment Agreement
08/19/2025 | Intel CorporationSoftBank Group Corp. and Intel Corporation today announced their signing of a definitive securities purchase agreement, under which SoftBank will make a $2 billion investment in Intel common stock.
20 Years of Center Nanoelectronic Technologies (CNT) – Backbone of German Semiconductor Research Celebrates Anniversary
08/14/2025 | Fraunhofer IPMSThe Center Nanoelectronic Technologies (CNT) of the Fraunhofer Institute for Photonic Microsystems (IPMS) is celebrating its 20th anniversary this year. Since its founding in 2005, it has developed into a pillar of applied semiconductor research in Germany and Europe. With its unique research cleanroom and equipment adhering to the 300-mm wafer industry standard, CNT is unparalleled in Germany and serves as a central innovation driver for the microelectronics industry.