The Marketing Minute: Staying Positive When the Market Isn’t
Marcy’s Musings: Continuing to Invent the Future With SEL
It’s Only Common Sense: Why Failure Is an Opportunity for Growth
Picocom Accelerates 5G Communications SoC Development with Cadence Palladium Emulation
August 19, 2021 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Picocom has deployed the Cadence® Palladium® Enterprise Emulation Platform to accelerate the verification and pre-silicon software validation of its system-on-chip (SoC) designs for 5G open radio access network (RAN) applications. Using the Palladium emulation platform, Picocom achieved faster hardware and software integration, experiencing an emulation speedup of 1000X when compared with RTL simulation.
The Palladium emulation platform gave Picocom the ability to bring up system software on RISC-V cores in advance of silicon being available. Using the Palladium emulation platform, Picocom took advantage of fast, predictable compile and was able to quickly debug its design. Picocom also met its power budget requirements using the Palladium Dynamic Power Analysis (DPA) feature, the Cadence Joules™ RTL Power Solution and the Cadence Voltus™ IC Power Integrity Solution to identify, capture and analyze power activity. To run efficient interface testing, Picocom utilized the Cadence SpeedBridge® adapters for PCI Express® (PCIe®) 4.0, USB 3.0 and Ethernet. Additionally, Picocom’s international team of engineers took advantage of the Palladium emulation platform’s remote accessibility, which allowed them to seamlessly work together to validate their designs.
“Developing 5G applications is extremely competitive, so we have to work at top speed while delivering the best products,” said Peter Claydon, President, Picocom. “We're emulating a 5G NR RAN where the slot length is generally 0.5ms, and most of the time, we need to emulate a few slots, which Palladium emulation now enables us to do in a matter of minutes. The Cadence Palladium emulation platform has dramatically improved our team’s efficiency, and the investment proved to be well worth it.”
The Palladium Enterprise Emulation Platform is part of the Cadence Verification Suite and supports the company's Intelligent System Design™ strategy, enabling SoC design excellence. The Cadence Verification Suite is comprised of core engines and verification fabric technologies that increase verification throughput and design quality, fulfilling verification requirements for a wide variety of applications and vertical segments.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
I-Connect007 Editor's Choice: Five Must-Reads for the Week
08/22/2025 | Andy Shaughnessy, I-Connect007In this week’s roundup, we have a variety of articles covering design, manufacturing, sustainability, and, of course, tariff negotiations. We have a milestone anniversary to celebrate as well, with Dan Beaulieu about to publish his 1,000th column. When does Dan even sleep? Here’s to hoping that we have 1,000 more weeks of "It’s Only Common Sense."
New Episode Drop: MKS’ ESI’s Role in Optimize the Interconnect
08/21/2025 | I-Connect007In this latest episode, Casey Kruger, director of product marketing at MKS’ ESI, joins On the Line With… host Nolan Johnson to share how CO₂ laser technology delivers faster, more accurate vias in a smaller, more energy-efficient footprint.
PEDC Call for Abstracts Deadline Extended to Aug. 31
08/20/2025 | I-Connect007 Editorial TeamThe second Pan-European Electronics Design Conference (PEDC) will take place Jan. 21-22, 2026, in Prague, Czech Republic. The call for abstracts deadline has been extended to Aug. 31. Organized jointly by the German Electronics Design and Manufacturing Association (FED) and the Global Electronics Association (formerly IPC), PEDC serves as a European platform for knowledge exchange, networking, and innovation in electronics design and development.
How Good Design Enables Sustainable PCBs
08/21/2025 | Gerry Partida, Summit InterconnectSustainability has become a key focus for PCB companies seeking to reduce waste, conserve energy, and optimize resources. While many discussions on sustainability center around materials or energy-efficient processes, PCB design is an often overlooked factor that lies at the heart of manufacturing. Good design practices, especially those based on established IPC standards, play a central role in enabling sustainable PCB production. By ensuring designs are manufacturable and reliable, engineers can significantly reduce the environmental impact of their products.
Meet the Round 1 Winners of the Bright Manufacturing Student Challenge 2025
08/20/2025 | Tara Dunn, SMTAThe Bright Manufacturing Student Challenge is an opportunity for student teams to design and develop innovative solutions for real-world electronics manufacturing problems. The eight-week competition, sponsored by the Electronics Manufacturing & Assembly Collaborative (EMAC) through electronicsworkforce.com, allows students to showcase their technical skills, creativity, and problem-solving abilities.