HyperLynx: There’s an App for That
August 5, 2022 | I-Connect007 Editorial TeamEstimated reading time: 10 minutes
When we’re laying down power planes, we’re asking, “Do we have enough metal to carry the current needed, and will neckdowns cause problems due to excessive voltage drop?” The DC drop app will allow you to analyze and visualize current flow under steady state conditions, so you can quickly identify and correct potential problems.
When we’re designing an AC power delivery network (PDN), we’re placing decoupling capacitors, and we’re asking, “Do we have enough capacitors, with the right values, close enough to the devices they need to service?” The traditional approach to placing decoupling capacitors has often been called “sprinkle and pray,” which results in overdesign and higher manufacturing costs. Being able to determine how many capacitors are actually needed makes the process more reliable and frees valuable board space that would have been occupied by unnecessary capacitors.
Pulse response analysis considers a group of signals that should have nearly identical electrical characteristics to see if there are any outliers. This is first-order signal integrity; I don’t need the exact driver model; I just need a technology model with about the right impedance at about the right edge rate. That makes the setup and simulation process much simpler. I can quickly analyze a group of related signals (think DDR data or address bus) to see if anything stands out, then go from there.
Johnson: This is the “signal and power integrity for the average engineer” you’ve been talking about in past interviews?
Westerhoff: Right. It’s based on reframing the way we typically think about signal and power integrity. Typically, we’re told that signal integrity and power integrity need to be detailed, quantitative, and exact, down to the millivolt or picosecond. That results in a process that can only be performed by SI/PI experts. The analysis we perform with design apps is more of a qualitative approach. We’re running first-order analysis during layout to tune things as we lay them down, identifying and resolving obvious problems as we go. Remember, design apps aren’t trying to perform signoff analysis; we assume the normal signoff process still applies.
Regression apps are more what we typically consider as signal integrity because they’re specific and quantitative. They’re also different in that they are standards-based and focus on spec compliance instead of device-specific performance. It’s much easier to determine whether a channel is compliant with a spec because all you need is the layout database and which protocol you want to analyze it for; everything else is already known. Traditional serial channel analysis involves vendor IBIS-AMI models, which is a much more complicated and case-dependent proposition. Protocol compliance analysis is well-defined once you know the protocol, so it can be automated.
The extraction and electromagnetic modeling process for serial channel compliance is pretty complex, so this isn’t a “while you wait” process; it’s an automated, overnight run. Load the layout database at the end of the day, start the compliance app, and have a report ready for the next morning. That’s the workflow.
Setting up a regression app is more involved, so it can make sense to have an SI/PI expert set up the initial run and save that setup to a library. That makes sure that everything is configured correctly to ensure a correct final result. Once the setup is in the library, the designer can rerun the analysis as often as they need at the push of a button.
Johnson: How accurate are the results we’re talking about here? How well do HyperLynx Apps results compare to HyperLynx?
Westerhoff: Excellent question. As we said, signal and power integrity are traditionally all about accuracy. The important point here is that HyperLynx Apps are HyperLynx. We’ve just created a simpler front-end for specific tasks. We’re building on the infrastructure HyperLynx already has, so the accuracy and analytical capabilities are the same. In some cases, the app calls the automated flows that have existed in HyperLynx for some time now.
Johnson: What happens if a designer runs across a problem that they can’t resolve using the app?
Westerhoff: Good point. We’re giving PCB and hardware designers the ability to run analysis themselves, but the design problems can still be quite complex. They eventually will run into something that they can’t resolve, so then what? Remember that HyperLynx Apps use the same database and analytical methods as traditional HyperLynx. That means that when a designer runs analysis and gets stuck, the HyperLynx simulation setup and results already exist. An experienced user can open up the project with traditional HyperLynx and dig right in.
Johnson: The designer escalates the problem, so the SI/PI experts can take a look at it?
Westerhoff: Right, but the SI/PI experts get the problem handed to them on a silver platter, with a complete simulation setup and results available. It’s all ready to go.
Johnson: When will these HyperLynx Apps be available?
Westerhoff: We began shipping HyperLynx Apps with the 2.11 release this March. We’ve been working with select customers on this concept for a while, and we’ve just opened it up for general use.
Johnson: Thanks for speaking with me, Todd.
Westerhoff: Thank you, Nolan.
Additional content from Siemens Digital Industries Software:
Page 2 of 2Suggested Items
ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
07/16/2025 | SEMIElectronic System Design (ESD) industry revenue increased 12.8% to $5,098.3 million in the first quarter of 2025 from the $4,521.6 million registered in the first quarter of 2024, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Prague PEDC: Call for Abstracts Deadline July 31
07/16/2025 | Pan-European Electronics Design Conference (PEDC)The second Pan-European Electronics Design Conference (PEDC) will take place Jan. 21-22, 2026, in Prague, Czech Republic. The call for abstracts deadline is July 31. Organized jointly by the German Electronics Design and Manufacturing Association (FED) and the Global Electronics Association PEDC serves as a European platform for knowledge exchange, networking, and innovation in electronics design and development.
The Pulse Design: Constraints for the Next Generation
07/16/2025 | Martyn Gaudion -- Column: The PulseIn Europe, where engineering careers were once seen as unpopular and lacking street credibility, we have been witnessing a turnaround in the past few years. The industry is now welcoming a new cohort of designers and engineers as people are showing a newfound interest in the profession.
Flexible Circuit Technologies Welcomes Regional Business Development Manager Derek Rossberg
07/15/2025 | Flexible Circuit TechnologiesFlexible Circuit Technologies a Minnesota-based flexible circuit and advanced electronics contract manufacturer, welcomes Derek Rossberg as Regional Business Development Manager.
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.