Cadence, UMC Certified mmWave Reference Flow Delivers First-Pass Silicon Success
November 30, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes

Cadence Design Systems, Inc. and United Microelectronics Corporation (UMC) announced that customers are adopting their certified mmWave reference flow and experiencing exceptional results. As a proof point, mutual customer, Gear Radio Electronics, Asia’s leading RF IP design firm, successfully taped out a low noise amplifier (LNA) IC on the first pass, leveraging UMC’s 28HPC+ process technology and the Cadence® RF solution.
UMC’s production-proven 28HPC+ solution is ideal for high-speed mmWave devices and provides silicon-accurate models for circuit applications up to 110GHz, such as Gear Radio’s LNA design. The Cadence Virtuoso® RF Solution, incorporating multiple electromagnetic (EM) solvers, enabled Gear Radio to achieve silicon-accurate results. More specifically, Gear Radio utilized the Cadence EMX® Planar 3D Solver, the industry’s gold standard electromagnetic simulator, to accurately model their CMOS design. This resulted in a significantly faster turnaround time between schematic design and post-layout simulation and verification.
Consequently, Gear Radio achieved a first-pass, silicon-accurate design faster than their previous design flow. When Gear Radio compared simulations with the measured silicon results for their 60GHz LNA, metrics such as S21 peak frequency, S21 peak value and noise figure (NF) were within the mid-single-digit range.
The certified mmWave reference flow offers several capabilities via Cadence tools, including:
- Design capture and simulation via the Virtuoso Schematic Editor, Virtuoso ADE Explorer and Assembler, Spectre® X Simulator, Spectre AMS Designer and the Spectre RF Option
- Layout implementation via the Virtuoso Layout Suite and Pegasus™ Verification System (PVS)
- Parasitic extraction of transistor-level interconnects via the Quantus™ Extraction Solution
- Electromagnetic analysis of interconnects across transistors, including passive RF structures via the EMX 3D Planar Solver
“Working closely with UMC, we enabled Gear Radio to achieve excellent results with our certified mmWave flow, which includes our industry-leading Virtuoso RF solution, featuring the EMX 3D Planar Solver,” said Ben Gu, vice president, R&D, of the Multiphysics System Analysis at Cadence. “Furthermore, the Cadence foundry team put forth an incredible effort to ensure that our innovative workflow, when deployed with UMC’s 28nm process, adds tremendous value to customers like Gear Radio. While this is Gear Radio’s first silicon-proven design, we look forward to working on many more successful projects together.”
“Simulation of electromagnetic models from EMX together with parasitic extraction information from the Cadence Quantus Extraction Solution, combined in a single, unified cell view within the Virtuoso RF solution, made post-layout simulations much more efficient,” said BJ Kuo, CEO of Gear Radio Electronics. “Moreover, the silicon data demonstrated proven accuracy with UMC’s mmWave models and the Cadence RF solution.”
“The comprehensive mmWave reference flow we developed with Cadence is making RF design faster and easier, and this is evident through customer successes like Gear Radio’s,” said Osbert Cheng, vice president of device technology development & design support at UMC. “Our collaboration with Cadence enabled Gear Radio to create an accurate, innovative LNA design where Gear Radio’s silicon data correlated closely to our models. We are eager to see even more customer successes with our mmWave platform.”
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
Siemens Transforms Customer Engagement for Electronic Component Manufacturers with PartQuest Design Enablement
08/06/2025 | SiemensSiemens Digital Industries Software today announced the launch of the PartQuest™ Design Enablement portfolio, a new, connected digital environment for electronic component manufacturers looking to scale smarter, more personalized and persistent engagement with their customers and prospects.
Review: PCEA Orange County Summer Meeting
08/06/2025 | Dan Feinberg, Technology Editor, I-Connect007The Printed Circuit Engineering Association (PCEA) represents a community of engineers, designers, and industry influencers dedicated to the advancement of PCB technology, design, and manufacturing, and the growth and knowledge of its membership. PCEA regularly hosts events to share the latest developments, best practices, and visions for the future of electronic design and manufacturing. The Orange County chapter seems to be one of the largest and most active ones and I was invited to attend the latest chapter event on July 24 in Costa Mesa, California.
Circuit Check Acquires Solution Sources Programming (SSP) to Become a Full-Service Test and Programming Provider with Expanded Presence in Silicon Valley
08/05/2025 | PR NewswireCircuit Check, a global leader in turnkey functional test systems across medical, automotive, industrial, military/aerospace, and emerging AI applications, today announced the acquisition of Solution Sources Programming (SSP), a trusted Silicon Valley provider of integrated test and programming solutions for over 35 years.
Advancing Electrolytic Copper Plating for AI-driven Package Substrates
08/05/2025 | Dirk Ruess and Mustafa Oezkoek, MKS’ AtotechThe rise of artificial intelligence (AI) applications has become a pivotal force driving growth in the server industry. Its challenging requirements for high-frequency and high-density computing are leading to an increasing demand for development of advanced manufacturing methods of package substrates with finer features, higher hole densities, and denser interconnects. These requirements are essential for modern multilayer board (MLB) designs, which play a critical role in AI hardware. However, these intricate designs introduce considerable manufacturing complexities.
Setting Design Constraints Effectively
07/31/2025 | Stephen V. Chavez, Siemens EDAPCB design requires controlling energy within the medium of a PCB. The manner in which we control the chaos of energy is by implementing and utilizing physical and electrical rules, known as constraints, along with a specific structure and material(s) that make up what is known as the foundation of the design. These rules govern everything within the PCB structure and generally fall into two camps: performance and manufacturability. Setting this foundation correctly is extremely important and the key to success.