Cadence, UMC Certified mmWave Reference Flow Delivers First-Pass Silicon Success
November 30, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes

Cadence Design Systems, Inc. and United Microelectronics Corporation (UMC) announced that customers are adopting their certified mmWave reference flow and experiencing exceptional results. As a proof point, mutual customer, Gear Radio Electronics, Asia’s leading RF IP design firm, successfully taped out a low noise amplifier (LNA) IC on the first pass, leveraging UMC’s 28HPC+ process technology and the Cadence® RF solution.
UMC’s production-proven 28HPC+ solution is ideal for high-speed mmWave devices and provides silicon-accurate models for circuit applications up to 110GHz, such as Gear Radio’s LNA design. The Cadence Virtuoso® RF Solution, incorporating multiple electromagnetic (EM) solvers, enabled Gear Radio to achieve silicon-accurate results. More specifically, Gear Radio utilized the Cadence EMX® Planar 3D Solver, the industry’s gold standard electromagnetic simulator, to accurately model their CMOS design. This resulted in a significantly faster turnaround time between schematic design and post-layout simulation and verification.
Consequently, Gear Radio achieved a first-pass, silicon-accurate design faster than their previous design flow. When Gear Radio compared simulations with the measured silicon results for their 60GHz LNA, metrics such as S21 peak frequency, S21 peak value and noise figure (NF) were within the mid-single-digit range.
The certified mmWave reference flow offers several capabilities via Cadence tools, including:
- Design capture and simulation via the Virtuoso Schematic Editor, Virtuoso ADE Explorer and Assembler, Spectre® X Simulator, Spectre AMS Designer and the Spectre RF Option
- Layout implementation via the Virtuoso Layout Suite and Pegasus™ Verification System (PVS)
- Parasitic extraction of transistor-level interconnects via the Quantus™ Extraction Solution
- Electromagnetic analysis of interconnects across transistors, including passive RF structures via the EMX 3D Planar Solver
“Working closely with UMC, we enabled Gear Radio to achieve excellent results with our certified mmWave flow, which includes our industry-leading Virtuoso RF solution, featuring the EMX 3D Planar Solver,” said Ben Gu, vice president, R&D, of the Multiphysics System Analysis at Cadence. “Furthermore, the Cadence foundry team put forth an incredible effort to ensure that our innovative workflow, when deployed with UMC’s 28nm process, adds tremendous value to customers like Gear Radio. While this is Gear Radio’s first silicon-proven design, we look forward to working on many more successful projects together.”
“Simulation of electromagnetic models from EMX together with parasitic extraction information from the Cadence Quantus Extraction Solution, combined in a single, unified cell view within the Virtuoso RF solution, made post-layout simulations much more efficient,” said BJ Kuo, CEO of Gear Radio Electronics. “Moreover, the silicon data demonstrated proven accuracy with UMC’s mmWave models and the Cadence RF solution.”
“The comprehensive mmWave reference flow we developed with Cadence is making RF design faster and easier, and this is evident through customer successes like Gear Radio’s,” said Osbert Cheng, vice president of device technology development & design support at UMC. “Our collaboration with Cadence enabled Gear Radio to create an accurate, innovative LNA design where Gear Radio’s silicon data correlated closely to our models. We are eager to see even more customer successes with our mmWave platform.”
Suggested Items
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
04/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh density interconnect (HDI) printed circuit boards have come a long way from their origins as a niche technology for miniaturized applications. Today, HDI PCBs are at the forefront of innovation, driven by an insatiable demand for faster, smaller, and more powerful electronic devices. As consumer electronics, 5G infrastructure, and AI-driven systems advance, design engineers must stay ahead of the curve to ensure their PCB designs meet evolving industry demands.