Dan’s Biz Bookshelf: ‘The Art of Going SLOW’
Happy’s Tech Talk #39: PCBs Replace Motor Windings
Punching Out: Characteristics of Successful Leaders in North American PCB and EMS Sectors
EIPC Winter Conference Lyon, France 2023 Calls for Registration
December 9, 2022 | EIPCEstimated reading time: 1 minute
France is evocative of many things, amongst them some classics: their cuisine, their architecture, their music. In the latter category, who has not heard the timeless “Songs from the Auvergne” by Joseph Canteloube. Who has not been to Lyon, in the Auvergne Region?
If you wish to part of another classic event, then please consider joining the EIPC Winter Conference which is to be held over two days the first in the famous Grouparna Football Stadium in Lyon, wherein The Kopster Hotel will be our overnight stay venue; the second will be at the Bugey Nuclear Power Plant. In the evening of the first day we shall be dining, rather well, downtown Lyon centre.
The conference will have papers from Custer Consulting, EnergyVille, Ericsson, LiloTree, Trackwise, DP Patterning, ASS Luippold, Dyconex, Suss MicroTec, Showa Denko, NanYa and others. We will also be having a Round table for environmental matters e.g. REACH SVHC solder mask restrictions, involving companies such as Agfa, Taiyo and Parachem.
In announcing this now we are mindful of the need to complete our registration by 6th January, as we are restricted to only 96 delegates for the visit to the Bugey Nuclear Power Plant. So please come and join us at what will be another memorable EIPC Conference, and Lyon in the winter is sublime. As for the gastronomy, we will find out!
- Deadline Registration Power Plant visit: January 6, 2023
- Max. number of visitors Power plant: 96
- Please be aware that Conference Day 2 including visit ends at 16.00 hrs on Feb 10.
- We need to receive a copy of the passport of all visitors to the Bugey Nuclear Power Plant before Jan 6, 2023
Share on:
Suggested Items
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
Breaking Silos with Intelligence: Connectivity of Component-level Data Across the SMT Line
06/09/2025 | Dr. Eyal Weiss, CybordAs the complexity and demands of electronics manufacturing continue to rise, the smart factory is no longer a distant vision; it has become a necessity. While machine connectivity and line-level data integration have gained traction in recent years, one of the most overlooked opportunities lies in the component itself. Specifically, in the data captured just milliseconds before a component is placed onto the PCB, which often goes unexamined and is permanently lost once reflow begins.
BEST Inc. Introduces StikNPeel Rework Stencil for Fast, Simple and Reliable Solder Paste Printing
06/02/2025 | BEST Inc.BEST Inc., a leader in electronic component rework services, training, and products is pleased to introduce StikNPeel™ rework stencils. This innovative product is designed for printing solder paste for placement of gull wing devices such as quad flat packs (QFPs) or bottom terminated components.
See TopLine’s Next Gen Braided Solder Column Technology at SPACE TECH EXPO 2025
05/28/2025 | TopLineAerospace and Defense applications in demanding environments have a solution now in TopLine’s Braided Solder Columns, which can withstand the rigors of deep space cold and cryogenic environments.
INEMI Interim Report: Interconnection Modeling and Simulation Results for Low-Temp Materials in First-Level Interconnect
05/30/2025 | iNEMIOne of the greatest challenges of integrating different types of silicon, memory, and other extended processing units (XPUs) in a single package is in attaching these various types of chips in a reliable way.