Keysight Radio Frequency Device Model Generator Adopted by Samsung Foundry
June 27, 2023 | Business WireEstimated reading time: 2 minutes

Keysight Technologies, Inc. announces that Samsung Foundry has adopted the new Keysight IC-CAP Model Generator (MG) to accelerate the creation of circuit libraries, a key component of process design kits (PDKs) for Samsung’s advanced radio frequency (RF) semiconductor process technologies.
Modeling today’s industry-standard RF fin field-effect transistors (FinFET) is a complex and time-consuming process involving massive amounts of data. With the IC-CAP MG software framework, Samsung’s RF modeling engineers can efficiently organize large volumes of data to save time extracting transistor models. The MG handles data management and all the details of simulating and displaying multi-device simulations, leaving engineers free to focus on creating and automating custom flows.
Built on Python 3, the MG software is part of Keysight’s flagship modeling platform, PathWave Device Modeling (IC-CAP). The software imports and organizes measured data and circuit netlists for various geometries and temperatures. In addition, the software automatically creates and efficiently simulates RF trend plots of key figures of merit based on user input.
All data, including trend plots, is available to build custom extraction flows through an intuitive and easy-to-use interface. The product enables efficient simulation and real-time tuning of multi-devices with complex RF sub-circuits, including netlists using layout parasitic extraction files. The MG software framework includes model verification and report generation.
Jongwook Kye, Executive Vice President and Head of Foundry Design Platform Development at Samsung Electronics, said: “Over the past few years, we have been collaborating closely with Keysight EDA to improve the efficiency and accuracy of our RF modeling flow. By adopting the Model Generator in our workflow, our efficiency has improved by at least 30 percent. The Model Generator’s ability to handle complex netlists and the variety of measured data, including S-parameters and low and high-frequency noise, is critical to us. The flexibility and powerful performance of this tool helps improve the accuracy of models. We can customize the parameters thanks to Python and adapt the Model Generator to our needs.”
Niels Faché, Vice President and General Manager, Keysight EDA, said: “The modeling of today’s RF FinFET and tomorrow’s innovative devices is hugely complex and time-consuming. Engineers must extract hundreds of parameters to accurately model the RF behavior of devices for different sizes and temperatures. The Model Generator removes critical barriers in the workflow and allows Samsung engineers to focus more on the modeling and less on the programming. We are pleased that this new solution helps Samsung better manage their modeling workflow, shorten process design kits development cycle, and accelerate product time to market.”
Suggested Items
Scanfil Boosts Investment in Electronics Manufacturing in the US
05/08/2025 | BUSINESS WIREScanfil is investing in a second electronics manufacturing line in Atlanta, Georgia, USA. The demand for manufacturing electronics in the USA has increased over the past two years and is expected to continue growing.
ZESTRON Announces New Reliability and Solutions Service for Risk Assessment & Mitigation of Electronic Assemblies
05/06/2025 | ZESTRONZESTRON, the leading global provider of high-precision cleaning products, services, and training solutions, is thrilled to introduce its new Reliability and Solutions (R&S) service.
Trouble in Your Tank: Causes of Plating Voids, Pre-electroless Copper
05/09/2025 | Michael Carano -- Column: Trouble in Your TankIn the business of printed circuit fabrication, yield-reducing and costly defects can easily catch even the most seasoned engineers and production personnel off guard. In this month’s column, I’ll investigate copper plating voids with their genesis in the pre-plating process steps.
Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
05/07/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn electronic assemblies, the integrity of connections between components is paramount for ensuring reliability and performance. Gold embrittlement and dissolution are two critical phenomena that can compromise this integrity. Gold embrittlement occurs when gold diffuses into solder joints or alloys, resulting in mechanical brittleness and an increased susceptibility to cracking. Conversely, gold dissolution involves the melting away of gold into solder or metal matrices, potentially altering the electrical and mechanical properties of the joint.
Happy’s Tech Talk #38: Novel Metallization for UHDI
05/07/2025 | Happy Holden -- Column: Happy’s Tech TalkI have been involved in high-density electronics substrates since 1970 when I joined Hewlett-Packard’s RF semiconductor group after college. Figure 1 shows the difference between trace/space lithography for substrates and silicon starting in 1970. My projects involved sapphire circuits for RF devices, but the figure displays the state of PCBs and integrated CMOS circuits and their packaging, not discreet RF devices. Even then, semiconductors were 50X higher density.