OKI IDS Adopts Siemens Catapult High-Level Synthesis Platform for Design and Verification Services
July 4, 2023 | SiemensEstimated reading time: 2 minutes
Siemens Digital Industries Software announces that OKI IDS Co., Ltd. has adopted Siemens Catapult™ software for High-Level Synthesis (HLS) and High-Level Verification (HLV) in their design and verification services.
OKI IDS provides advanced design services in the fields of information and telecommunications, medical electronics, and automated driving support. The company's challenge with the conventional HLS flow was that it was difficult to efficiently verify the equivalence of high-level models and algorithm models using C/C++ and register transfer level (RTL) code after HLS through simulation.
Incorporating the HLS and HLV flows within Catapult allows the OKI IDS design and verification services to automatically convert a testbench that verifies high-level models and algorithm models using C/C++ for HLS into a testbench for RTL functional verification, and to verify RTL functions on a testbench equivalent to the high-level models. This enables RTL functional verification with a testbench equivalent to the high-level model. Thus, development of a new testbench for RTL functional verification after high-level synthesis is no longer necessary. In addition, the verification of high-level code and algorithms using C/C++ as executable specifications can now be utilized for RTL functional verification, enabling a significant improvement in design quality.
“With the adoption of Catapult, the industry's only integrated high-level synthesis and verification environment, we can now thoroughly verify the executable specification in C/C++ code provided by our customers and achieve RTL function verification with an equivalent test bench after high-level synthesis," said Yasuo Yamamoto, executive officer, Business Division for OKI IDS. “This allows us to objectively demonstrate any issues in the specifications or show that our design artifacts meet the customer's specifications. By resolving issues during the high-level design phase through high-level verification, we are able to improve the quality of results (QoR) for high-level design and significantly improve efficiency in RTL function verification, which we estimate may result in a reduction in delivery time of more than 20%.”
The Catapult HLS and HLV platform provides industry-leading advanced high-level verification capabilities, including formal verification apps and features such as SCVerify that automatically converts high-level model verification environments in C/C++ to RTL verification environments as well as the design checker capabilities in Catapult, which perform syntax checking on C/C++ code for HLS. These features offer unique and powerful capabilities for high-level verification that are not available elsewhere in the industry.
"I am delighted that OKI IDS, one of Japan's leading design service companies is now offering services using the Catapult environment's High-Level Synthesis and Verification capabilities,” said Mo Movahed, General Manager for the Front-End Design Solutions Business Unit for Siemens EDA. “We look forward to working with OKI IDS to further enhance their customer satisfaction with HLS high-level design and verification services using Catapult."
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.