OKI IDS Adopts Siemens Catapult High-Level Synthesis Platform for Design and Verification Services
July 4, 2023 | SiemensEstimated reading time: 2 minutes

Siemens Digital Industries Software announces that OKI IDS Co., Ltd. has adopted Siemens Catapult™ software for High-Level Synthesis (HLS) and High-Level Verification (HLV) in their design and verification services.
OKI IDS provides advanced design services in the fields of information and telecommunications, medical electronics, and automated driving support. The company's challenge with the conventional HLS flow was that it was difficult to efficiently verify the equivalence of high-level models and algorithm models using C/C++ and register transfer level (RTL) code after HLS through simulation.
Incorporating the HLS and HLV flows within Catapult allows the OKI IDS design and verification services to automatically convert a testbench that verifies high-level models and algorithm models using C/C++ for HLS into a testbench for RTL functional verification, and to verify RTL functions on a testbench equivalent to the high-level models. This enables RTL functional verification with a testbench equivalent to the high-level model. Thus, development of a new testbench for RTL functional verification after high-level synthesis is no longer necessary. In addition, the verification of high-level code and algorithms using C/C++ as executable specifications can now be utilized for RTL functional verification, enabling a significant improvement in design quality.
“With the adoption of Catapult, the industry's only integrated high-level synthesis and verification environment, we can now thoroughly verify the executable specification in C/C++ code provided by our customers and achieve RTL function verification with an equivalent test bench after high-level synthesis," said Yasuo Yamamoto, executive officer, Business Division for OKI IDS. “This allows us to objectively demonstrate any issues in the specifications or show that our design artifacts meet the customer's specifications. By resolving issues during the high-level design phase through high-level verification, we are able to improve the quality of results (QoR) for high-level design and significantly improve efficiency in RTL function verification, which we estimate may result in a reduction in delivery time of more than 20%.”
The Catapult HLS and HLV platform provides industry-leading advanced high-level verification capabilities, including formal verification apps and features such as SCVerify that automatically converts high-level model verification environments in C/C++ to RTL verification environments as well as the design checker capabilities in Catapult, which perform syntax checking on C/C++ code for HLS. These features offer unique and powerful capabilities for high-level verification that are not available elsewhere in the industry.
"I am delighted that OKI IDS, one of Japan's leading design service companies is now offering services using the Catapult environment's High-Level Synthesis and Verification capabilities,” said Mo Movahed, General Manager for the Front-End Design Solutions Business Unit for Siemens EDA. “We look forward to working with OKI IDS to further enhance their customer satisfaction with HLS high-level design and verification services using Catapult."
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
Setting Design Constraints Effectively
07/31/2025 | Stephen V. Chavez, Siemens EDAPCB design requires controlling energy within the medium of a PCB. The manner in which we control the chaos of energy is by implementing and utilizing physical and electrical rules, known as constraints, along with a specific structure and material(s) that make up what is known as the foundation of the design. These rules govern everything within the PCB structure and generally fall into two camps: performance and manufacturability. Setting this foundation correctly is extremely important and the key to success.
MacDermid Alpha Electronics Solutions Unveils Unified Global Website to Deepen Customer, Talent, and Stakeholder Engagement
07/31/2025 | MacDermid Alpha Electronics SolutionsMacDermid Alpha Electronics Solutions, the electronics business of Elements Solutions Inc, today launched macdermidalpha.com - a unified global website built to deepen digital engagement. The launch marks a significant milestone in the business’ ongoing commitment to delivering more meaningful, interactive, and impactful experiences for its customers, talent, and stakeholders worldwide.
Ansys 2025 R2 Enables Next-Level Productivity by Leveraging AI, Smart Automation, and Broader On-Demand Capabilities
07/30/2025 | PRNewswireAnsys, now part of Synopsys, announced 2025 R2, featuring new AI-powered capabilities across the portfolio that accelerate simulation and expand accessibility.
Connect the Dots: Sequential Lamination in HDI PCB Manufacturing
07/31/2025 | Matt Stevenson -- Column: Connect the DotsAs HDI technology becomes mainstream in high-speed and miniaturized electronics, understanding the PCB manufacturing process can help PCB design engineers create successful, cost-effective designs using advanced technologies. Designs that incorporate blind and buried vias, boards with space constraints, sensitive signal integrity requirements, or internal heat dissipation concerns are often candidates for HDI technology and usually require sequential lamination to satisfy the requirements.
Target Condition: The 5 Ws of PCB Design Constraints
07/29/2025 | Kelly Dack -- Column: Target ConditionHave you ever sat down to define PCB design constraints and found yourself staring at a settings window with more checkboxes than a tax form? You’re not alone. For many designers—especially those newer to the layout world—the task of setting up design constraints can feel like trying to write a novel in a language you just started learning.