OKI IDS Adopts Siemens Catapult High-Level Synthesis Platform for Design and Verification Services
July 4, 2023 | SiemensEstimated reading time: 2 minutes

Siemens Digital Industries Software announces that OKI IDS Co., Ltd. has adopted Siemens Catapult™ software for High-Level Synthesis (HLS) and High-Level Verification (HLV) in their design and verification services.
OKI IDS provides advanced design services in the fields of information and telecommunications, medical electronics, and automated driving support. The company's challenge with the conventional HLS flow was that it was difficult to efficiently verify the equivalence of high-level models and algorithm models using C/C++ and register transfer level (RTL) code after HLS through simulation.
Incorporating the HLS and HLV flows within Catapult allows the OKI IDS design and verification services to automatically convert a testbench that verifies high-level models and algorithm models using C/C++ for HLS into a testbench for RTL functional verification, and to verify RTL functions on a testbench equivalent to the high-level models. This enables RTL functional verification with a testbench equivalent to the high-level model. Thus, development of a new testbench for RTL functional verification after high-level synthesis is no longer necessary. In addition, the verification of high-level code and algorithms using C/C++ as executable specifications can now be utilized for RTL functional verification, enabling a significant improvement in design quality.
“With the adoption of Catapult, the industry's only integrated high-level synthesis and verification environment, we can now thoroughly verify the executable specification in C/C++ code provided by our customers and achieve RTL function verification with an equivalent test bench after high-level synthesis," said Yasuo Yamamoto, executive officer, Business Division for OKI IDS. “This allows us to objectively demonstrate any issues in the specifications or show that our design artifacts meet the customer's specifications. By resolving issues during the high-level design phase through high-level verification, we are able to improve the quality of results (QoR) for high-level design and significantly improve efficiency in RTL function verification, which we estimate may result in a reduction in delivery time of more than 20%.”
The Catapult HLS and HLV platform provides industry-leading advanced high-level verification capabilities, including formal verification apps and features such as SCVerify that automatically converts high-level model verification environments in C/C++ to RTL verification environments as well as the design checker capabilities in Catapult, which perform syntax checking on C/C++ code for HLS. These features offer unique and powerful capabilities for high-level verification that are not available elsewhere in the industry.
"I am delighted that OKI IDS, one of Japan's leading design service companies is now offering services using the Catapult environment's High-Level Synthesis and Verification capabilities,” said Mo Movahed, General Manager for the Front-End Design Solutions Business Unit for Siemens EDA. “We look forward to working with OKI IDS to further enhance their customer satisfaction with HLS high-level design and verification services using Catapult."
Suggested Items
DownStream Acquisition Fits Siemens’ ‘Left-Shift’ Model
06/26/2025 | Andy Shaughnessy, I-Connect007I recently spoke to DownStream Technologies founder Joe Clark about the company’s acquisition by Siemens. We were later joined by A.J. Incorvaia, Siemens’ senior VP of electronic board systems. Joe discussed how he, Rick Almeida, and Ken Tepper launched the company in the months after 9/11 and how the acquisition came about. A.J. provides some background on the acquisition and explains why the companies’ tools are complementary.
Elementary Mr. Watson: Retro Routers vs. Modern Boards—The Silent Struggle on Your Screen
06/26/2025 | John Watson -- Column: Elementary, Mr. WatsonThere's a story about a young woman preparing a holiday ham. Before putting it in the pan, she cuts off the ends. When asked why, she shrugs and says, "That's how my mom always did it." She asks her mother, who gives the same answer. Eventually, the question reaches Grandma, who laughs and says, "Oh, I only cut the ends off because my pan was too small." This story is a powerful analogy for how many PCB designers approach routing today.
Siemens Turbocharges Semiconductor and PCB Design Portfolio with Generative and Agentic AI
06/24/2025 | SiemensAt the 2025 Design Automation Conference, Siemens Digital Industries Software today unveiled its AI-enhanced toolset for the EDA design flow.
Cadence AI Autorouter May Transform the Landscape
06/19/2025 | Andy Shaughnessy, Design007 MagazinePatrick Davis, product management director with Cadence Design Systems, discusses advancements in autorouting technology, including AI. He emphasizes a holistic approach that enhances placement and power distribution before routing. He points out that younger engineers seem more likely to embrace autorouting, while the veteran designers are still wary of giving up too much control. Will AI help autorouters finally gain industry-wide acceptance?
Beyond Design: The Metamorphosis of the PCB Router
06/18/2025 | Barry Olney -- Column: Beyond DesignThe traditional PCB design process is often time-consuming and labor-intensive. Routing a complex PCB layout can consume up to 30% of a designer’s time, and addressing this issue is not straightforward. We have all encountered this scenario: You spend hours setting the constraints and finally hit the Go button, only to be surprised by the lack of visual appeal and the obvious flaws in the result.